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Abstract 
Multilevel converters have attracted a great deal of interest in recent years since they offer 
a number of advantages in many high voltage and high power applications, such as 
adjustable speed electric motor drives and power systems through Flexible Alternating 
Current Transmission Systems (FACTS) controllers and active harmonic filters. They can 
reach high voltages with low harmonics without the use of transformers or series- 
connected synchronised switching devices by their unique structures. Along with proper 
Pulse-Width Modulation (PWM) control scheme, they can also provide lower cost, higher 
performance, lower Electro-Magnetic Interference (EMI), and higher efficiency than the 
traditional PWM converters. 
However, switching losses become a serious issue in high power applications. In order to 
improve the efficiency and reliability of the system, and reduce the size of the output 
filter, the stresses on the semiconductors and the development and manufacturing costs, 
reducing the switching frequency and associated losses of multilevel PWM converters and 
systems needs to be properly addressed. 
The thesis gives an overview on multilevel converter topologies and control schemes. It 
then presents mathematical analysis towards further understanding of the Neutral-Point- 
Clamped (NPC) and the Flying Capacitor (FC) converters. The Fundamental Frequency 
Simisoidal PWM (FF-SPWM) control method is examined as a potential "carrier" based 
approach in reducing the converter switching frequency and associated losses. The 
performance of multi-modular parallel connected systems based on the NPC and FC 
converters as a building block is reported along with the influence of the multicarrier 
PWM techniques. The voltage-unbalancing problem of the FC converter is addressed and 
a solution is provided. DSP based controllers for the three-level and the five-level FC 
converters have been developed and experimentally verified. Results taken from the 
laboratory prototype are presented to suppoft. the, theoretical part of the project. I, ý4 
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Chapter 1: Introduction 
1.1 Background 
Recent advances in fully-controllcd semiconductor switching capability and increases in 
their power ratings combined with the desire to improve the cfficiency and performance of 
power electronic systems have been making these enabling technologies a fast-growing 
field. Nowadays, power electronic technologies influence the design of every system, from 
office equipment and home appliances to high-speed transportation systems and satellites 
to name just a few. Applications in both light and heavy industry, such as computer 
networks, electronic equipment, telecommunications industry, etc. are improved with 
power electronics support and use [I]. 
Power electronic circuits function by using semiconductor devices as digital switches, 
thereby controlling and/or modifying voltages and currents. They convert electric power 
from one form to another by matching the voltage and current requirements of the load to 
the available source. These power electronic circuits are commonly known as static 
converters. 
Converters are generally classified by the relationship between the type of input and 
output as follows: 
Rectifiers (AC-DC). 
Inverters (DC-AC). 
Choppers (DC-DC). 
Cyclo-converters; (AC-AC). 
The inverter circuits can be mainly divided into two classes with respect to the type of 
source used at the input as follows: Current-Source Inverters (CSIs) and Voltage-Source 
Inverters (VSls) where the DC input to the inverter is an inductor or a capacitor 
respectively. Some of the most promising technology for medium power levels is based on 
VSI technology. CSI-based systems remain the only alternative to extra high power 
electric motor drives mainly due to their inherent characteristic that protects them against 
short-circuit. 
The VSls can be divided into two general categories in terms of the control methods 
employed: Pulse-Width Modulated (PWM) and square-wave inverters. Among these 
inverters, PWM inverters show superiority and have wide applications [1]. In such 
I 
inverters, the input DC voltage is essentially constant in magnitude; therefore, the inverter 
must control the magnitude and the frequency of the AC output voltage. This is achieved 
by applying the so-called PWM control to the inverter switches. There are various schemes 
to control the inverter switches in order to shape the output AC voltage to be as close to a 
sinusoidal waveform as possible. 
In terms of the characteristics of the output phase voltage typically defined between the 
phase mid-point and the neutral point of the DC bus, the converters can be classified into 
two broad categories, namely, the conventional converters (also known as two-level 
converters) and multilevel converters where the phase voltage waveform has m levels or 
steps (mý! 3). 
1.2 Conventional VSIs 
LZI Topologies of Conventional VSIs 
Conventional VSIs refer to two-level inverters in which the phase voltage defined between 
the midpoint of each leg and the fictitious neutral point of the DC bus has only two values. 
In these inverters the mid-point of the DC bus may not be available for a number of 
applications, but it is technically created by splitting the DC bus capacitor into two. In 
three-phase four-leg systems such point may be used to regulate the neutral currents but in 
this study such cases will not be considered. For conventional inverters, there are three 
basic configurations as follows: the single-phase half-bridge inverter, the single-phase full- 
bridge inverter, and the three-phase inverter, which are shown in Figs. 1.1,1.2, and 1.3 
respectively. 
A single-phase half-bridge VSI consists only of one "leg" with two switches and two 
antiparallel diodes. It is the basic building block of any other switch mode VSI- 
Specifically, the combination of the switching blocks (Si and the anti-parallel diode DI) 
and (S2 and D2) can be used as a "leg" to build three-phase and other type of converters 
with paralleling of "legs". A single-phase full-bridge VSI consists of two "legs". The load 
is connected between the midpoints of the inverter "legs". The three-phase inverter has 
three "legs", which is commonly known as six-pulse inverter. 
2 
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Fig. 1.1: A single-phase half-bridge VSI circuit. 
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Fig. 1.2: A single-phase full-bridge VSI circuit. 
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Fig. 1.3: A conventional three-phase VSI circuit. 
LZ2 Limitations of Conventional VSIs 
A number of drawbacks can be identified when the standard two-level, six-pulse inverters 
are used in high voltage, high power applications, e. g. in utility applications (2]. Firstly, 
when the power handling capability of a two-level converter exceeds the ratings of an 
individual switching device, the six-pulse inverter must use series connected devices in 
order to be able to block the DC bus voltage. The number of devices, which can be placed 
in series, is limited by the need for dynamic and static voltage sharing. To ensure the 
dynamic voltage sharing, large snubber components are used and the turn-off time of each 
device must be carefully controlled so that all devices share equally the voltage stresses. 
Turn-on and turn-off coordination of long strings of semiconductor devices become 
difficult. The number of devices that can be successfully connected in series in this fashion 
is limited and device utilisation is generally poor. The snubber losses can also become 
significant [2]. 
Secondly, the harmonic performance of the inverter is poor unless the PWM control 
method with high switching frequencies is used. For converters designed to be used in 
utility applications, when high switching frequencies are employed, the switching losses 
can be comparatively high. 
In order to overcome the limitations of a single inverter topology, six-pulse inverters 
have been connected together through zigzag arrangement transformers. This solution has 
been used in medium and high power applications. This arrangement, also called multi- 
pulse inverter, can reduce their harmonic content and combine their output power. 
However, the required custom-built transformers: [3] 
(1) are the most expensive equipment in the system; 
(2) produce about 50% of the total losses of the system; 
(3) occupy a large area of real estate, i. e. about 40% of the total system; 
(4) cause difficulties in control due to DC magnetizing and DC over-voltage of the 
inverters resulting from saturation of the transformers; 
(5) are usually unreliable. 
1.3 Multilevel Inverters 
In order to address the previously mentioned problems, an alternative type of inverters 
known in the technical literature as multilevel inverters have been proposed [3]-[6]. The 
key properties of a multilevel structure are as follows [7]: 
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1. Its structure allows it to process high voltages while generating low harmonics without 
the use of transformers or series-connected synchronised switching devices. 
2. The efficiency is much higher and can be more than 90%. In the technical literature [8], 
it is indicated that the multilevel converter has an efficiency greater than or equal to 
96% for loads greater than 10% of rated power, whereas the two-level PWM inverter 
does not achieve 90% efficiency until it is loaded to greater than 30% of rated power. 
The multilevel converter had efficiency greater than 98% for loads greater than 40% of 
rated power, but the PWM inverter had a maximum efficiency of 95.6% which was 
achieved at a loading factor of 95%. The efficiency for a single multilevel inverter is 
greater than 90% over most of its operating range. 
3. It generates an m-step staircase waveform of output voltage with the line frequency 
switching and without converter transformers for an m-level converter, thus reaching 
an almost pure sinusoidal output voltage by increasing the number of levels. 
4. Electro-Magnetic Interference (EMI) level is much lower because dvldt at switching is 
11(m-1) of that of the conventional two-level converters. 
5. It can increase the voltage handling capability. If the devices operate at their full safe 
operating limit, then the total operating voltage will be multiplied by the number of 
steps in the output (m-1 steps foi m level inverter). For example, a five level converter, 
using devices capable of blocking Vd, 14 volts will generate a total voltage Of Vdc- 
In summary, multilevel inverter technology along with proper PWM control scheme 
can provide lower cost, higher performance, lower EMI, and higher efficiency than its 
traditional two-level counterpart. 
1.4 Literature Survey 
The results of a patent search showed that multilevel inverter circuits have been around for 
more than 25 years [9]. An early traceable patent appeared in 1975 [10], in which the 
cascade inverter was first defined with a format that connects separately DC-sourced full- 
bridge cells in series to synthesise a staircase AC output voltage. Through manipulation of 
the cascade inverter, with diodes blocking the sources, the diode-clamped multilevel 
inverter was then derived [ 11]. The diode-clamped inverter was also called the Neutral- 
Point Clamped (NPC) inverter when it was first used in a three-level inverter in which the 
mid-voltage level was defined as the neutral point 0 as illustrated in Fig. 1.4. 
5 
Dc, 
Dc2 
DO 
D, 4 
Fig. 1.4: A three-phase three-level NPC inverter. 
The term multilevel starts with the three-level inverter introduced in 1980 by Nabae et 
aL [12]. In this circuit, a neutral-point diode clamp was realised in order to limit the 
voltage stress of one device to the value of the divided DC intermediate voltage. The leg- 
voltage can take three different levels. Moreover, the main switches when turning off are 
exposed to the stresses of Vd, 12 thus making it applicable to high power applications. Later 
in 1983, Bhagwat and Stefanovic extended the three-level to multilevel topologies [13]. 
The contributions by these researchers on multilevel topologies gave a new idea for 
developing high voltage and high power converters. 
Additionally, the availability of improved technology of fully controlled 
semiconductors suitable for high-voltage high-power applications and the development of 
related technology such as microcomputer and control methods offered new opportunities 
in converter technology [14]. Since the early 1980s, it has become a popular research topic 
in many areas including high power electric drives and VAr compensation through FACTS 
controllers. This affected not only the developed theories and associated topologies but 
also the commercial products offered by industry in this area of technology. 
In the last two decades, various multilevel concepts, topologies and control methods 
have been introduced [5], [16]-[21], [37]-[39]. A number of multilevel converters have 
been reported in the technical literature [12]-[17]. Specifically, the most promising ones 
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are as follows: the NPC converter [12), the Flying Capacitor (FC) converter [2], [5], [15] 
and the cascaded converter with separate DC sources [5], [10], [22], [23]. 
The three-level NPC converter effectively doubles the device voltage level without 
precise voltage matching, thus this topology prevailed in the 1980s. The application of the 
NPC converter and its extension to multilevel structures was found in [24]. 
Although the cascaded converter was invented earlier, its applications did not prevail 
until the mid-1990s. Two major patents [25], [26] were filed to indicate the superiority of 
cascaded inverters for motor drive and utility applications. Due to the great demand of 
medium-voltage high-power inverters, the cascaded converter has drawn tremendous 
interest ever since. For instance, several patents were found for the use of cascaded 
inverters in regenerative-type motor drive applications [27]-[29]. 
The last entries for U. S. multilevel converter patents, which were defined as the 
capacitor-clamped multilevel inverters, came in the 1990s [30], [31]. 
The converter technology highly relies on control as well. On this front numerous 
technical papers have been written in the last two decades. The two multilevel PWM 
methods most discussed in the literature are multilevel carrier-based PWM and multilevel 
Space-Vector PWM (SV-PWM). Both are extensions of traditional two-level PWM 
strategies to several levels. Some investigators have proposed carrier-based multilevel 
sine-triangle PWM schemes for control of a multilevel diode-clamped inverter used as a 
motor drive or STATic var COMpensator (STATCOM) [37]-[39]. Others have generalised 
the SV-PWM theory for use with multilevel inverters [2 1 ]. 
The applications under research cover large motor drives for electric trains [41], 
Thyristor Controlled Series Compensator (TCSQ, High Voltage Direct Current (HVDC) 
systems [42], [43], renewable energy [44], STATCOMs [45] [46], controllers for Flexible 
Alternating Current Transmission Systems (FACTS) [47] and so on. Today, multilevel 
inverters are also extensively used in high-power applications with medium voltage levels. 
The field applications include use in laminators, mills, conveyors, pumps, fans, blowers, 
compressors, and so on [9]. 
Many well-known international electric companies such as ABB, Siemens, and 
Toshiba have developed three-level NPC-based products which are applied to high power 
electric motor drives, reactive power compensation, switched source etc. The first Unified 
Power Flow Controller (UPFC) in the world was based on the three-level NPC inverter 
[48]. GEC Alstom T&D has commercialised the cascaded multilevel converter for reactive 
power compensation/generation [9]. 
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Even though in different fields of applications, multilevel inverters represent a high 
potential for realisation of high power controllable conversion systems of different nature 
such as, rectifiers, inverters, high power amplifiers etc., with certain topologies the number 
of achievable voltage levels is limited due to voltage unbalance problems, voltage 
clamping requirements, circuit layout, and packaging constraints [5]. Such problems have 
been addressed and a number of solutions are available either 'via improved control 
techniques [ 18]-[2 1] or topologies [5]. 
The voltage unbalancing problem exists in all the three multilevel topologies 
previously mentioned to different extent. The voltage unbalancing problem and the 
mechanism of the NPC converter were discussed in [50]. Reference [6] suggested that the 
voltage-unbalancing problem could be solved by using a back-to-back rectifier/inverter 
system and proper balancing control. Reference [4] suggested the use of additional voltage 
balancing circuits, such as a DC chopper. The cascaded inverter has inherent self-balancing 
characteristics because of the circuit component losses and limited controller scheme, 
which ensures DC voltage balance [6]. For the FC inverter, voltage unbalancing is 
relatively complicated and in many cases could become troublesome. ( 15] [5 1 ]. 
A number of references have addressed the voltage unbalance issue with the flying 
capacitors [4], [5l]-[58]. A direct staircase angle control for balancing the capacitor 
voltage in cases where the typical PWM control does not exist, such as Direct Torque 
Control (DTC), sliding mode control and control by hysteresis was introduced in [52], 
[54], [55]. A swap technique was employed together with Carrier Disposition Multi-carrier 
Sinusoidal PWM (CD-MSPWM) methods to ensure capacitor voltage balancing in [53]. A 
spontaneous clamping capacitor current control loop under the Phase-Shifted Multi-carrier 
Sinusoidal PWM (PS-MSPWM) was applied to the three-level FC converter [51]. The 
additional voltage balancing circuit serving as DC chopper was proposed in [4]. However, 
most of the previously mentioned work focuses on the open-loop control and analysis of 
the control method properties applied to the ideal circuit. Very limited information is 
available regarding a possible closed-loop control to address this issue. 
A number of multilevel converters have been reported in the technical literature [12]- 
[21], but mainly focus on their concepts, topologies and control methods as well as the 
harmonic performance. Little work deals with switching losses reduction. However, 
switching losses become a serious issue in the high power applications. In order to 
improve the efficiency and reliability of the system, reducing the switching frequency and 
associated losses of multilevel PWM converters and systems is very important. 
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This project, funded by EPSRC, was aimed at reducing the switching frequency and 
associated losses of multilevel PWM converters and systems. This was expected to reduce 
the size of the output filter if it provides a higher bandwidth and simultaneously to reduce 
the stresses on the semiconductors and the development and manufacturing costs besides 
improving the efficiency and reliability of the system. Furtherinore, it could make the 
converter and system more competitive as a commercial product using Insulated Gate 
Bipolar Transistors (IGBTs) or similar technology. 
1.5 Thesis Objectives 
The objectives of the thesis based on the project research can be surnmarised as follows: 
To give an overview on multilevel converter topologies and control schemes (Chapter 
2). 
9 To develop a further understanding of both the NPC converter and the FC converter 
circuits (Chapters 3 and 4). 
* To develop an understanding of multi-modular converter systems based on the NPC 
and FC converters as basic modules (Chapter 6). 
o To investigate the parallel-connected multi-modular multilevel NPC and FC converter 
systems (Chapter 6). 
9 To compare the performance of each system under higher switching frequency 
generated by the Sinusoidal PWM (SPWM) and the Fundamental Frequency SPWM 
(FF-SPWM) control and address critical implementation issues (Chapter 6). 
* To reduce the switching frequency and associated losses in PWM multilevel converters 
using a simple carrier-based method (Chapter 3). 
* To investigate different multi-carrier based SPWM control methods' influence on the 
perfonnance of the NPC converter (Chapter 3). 
9 To contribute to the understanding of the PS-MSPWM control scheme suitable for the 
FC converter topology (Chapter 4). 
* To address the voltage-unbalancing problem associated with a typical five-level FC 
converter (Chapter 5). 
* To verify experimentally with laboratory prototypes the theoretical part of the project 
(Chapter 7). 
In summary, this has been a challenging project, which involved analysis, design and 
implementation of multilevel PWM converters. 
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1.6 Thesis Organisation 
This thesis is organised into chapters in the following way. 
Chapter one introduces the background of the research work, gives the literature survey 
and summarises the project motivation and aims. This is followed by a section on the thesis 
organisation. 
Chapter two gives an overview on multilevel converter topologies, along with their 
features and applications. The switching modulation strategies are reviewed and the 
SPWM is described in detail. 
Chapter three focuses on the NPC converters and suitable control strategies. Firstly, the 
modelling of the NPC converter in both the rectifier and inverter mode is presented. 
Secondly, the operation principles of the NPC are described. Thirdly, different Multi- 
carrier SPWM (MSPWM) methods based on the CD-MSPWM switching strategy suitable 
for the NPC converter are analysed and compared. Attention is paid on the influence of the 
individual control method on the switching losses of the converter, and harmonic 
performance. Finally, in order to minimise the switching losses, the FF-SPWM technique 
is proposed and investigated. 
Chapter four focuses on the FC converters and suitable control strategies. First, the 
principles of operation and the mathematical modelling of the FC converter are described. 
Then, four kinds of multi-carrier-based PWM techniques when applied to the five-level FC 
converter are presented. The effects of each PWM technique on each switch utilisation, 
switching losses of the converter, the self-balancing property for flying capacitor's voltage, 
and harmonic spectrum of the output line-to-line voltage are investigated. Finally, 
simulation results based on the performance of a five-level FC converter under different 
PWM techniques are given. 
Chapter five proposes the Modified Phase-Shifted SPWM (MPS-SPWM) method 
which combines the phase-shifted SPWM with a new voltage balancing control algorithm. 
This method is expected to solve the voltage unbalancing problem. 
Chapter six extends the NPC and FC converters to the parallel connected multi- 
modular converter systems. Two multi-modular systems (i. e., NPC based and FC based) 
are compared with FF-SPWM and higher switching frequency SPWM control methods. 
Simulation results for the multi-modular system based on the three-phase five-level NPC 
and FC converter are presented. 
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Chapter seven describes the construction and operation of the laboratory prototypes as 
follows: one three-phase three-level converter and one single-phase five-level converter. 
The Digital Signal Processor (DSP) based controllers are described in detail. The design 
and construction of the control boards, the software development methodology as well as 
experimental results are included. 
Finally, chapter eight summarises and concludes the work of this project and gives an 
outlook for future work. 
1.7 Thesis Contributions 
The contributions of the thesis are directly linked to the thesis objectives. Specifically, the 
originality of this thesis can be supported by the following points. 
" The influence of different control methods on the switching losses of the NPC 
converter is investigated and some factors associated with switching losses are found 
and reported. One important conclusion is that the switching losses are directly affected 
by the chosen control method, independently of the number of levels of the converter 
(Chapter 3). 
" The FF-SPWM control scheme applied to the NPC converter is examined. Its 
feasibility range is confirmed (Chapter 3). 
"A detailed analysis of the PS-MSPWM scheme is made and its suitability for the FC 
converter is explained. It is confirmed that the PS-MSPWM method has a self- 
balancing property when applied to the FC converter (Chapter 4). 
"A closed-loop control method is proposed to solve the voltage unbalancing problem in 
the five-level FC converter. This closed-loop control consists of PI controllers and a 
novel balancing control algorithm based on the PS-MSPWM method. Its validity has 
been verified by simulations (Chapter 5). 
A multi-modular system based on the three-phase five-level FC converter is examined 
and compared with the NPC converter based multi-modular system. Control schemes 
applied on these systems are investigated (Chapter 6). 
DSP based controllers for the three-level and five-level FC converters are designed and 
tested experimentally (Chapter 7). 
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1.8 Thesis Publications 
Publications at international conference proceedings have been generated from this 
manuscript and the chronological list is as follows. 
1. C. Feng and V. G. Agelidis, "A DSP-Based Controller Design for Multilevel Flying 
Capacitor Converters, " IEEE 191h Annual Applied Power Electronics Conference and 
Exposition (APEC 2004), Anaheim, California, USA, February 22-26,2004, pp. 1740- 
1744. (Chapter 7). 
2. C. Feng, V. G. Agelidis, and J. Liang, "Multimodular Systems Based on Multilevel 
Flying Capacitor Converters, " IEEE International Conference on Power Electronics 
and Drive Systems (PEDS 2003), Singapore, November 17-20,2003, pp. 386-391. 
(Chapter 6). 
3. C. Feng, J. Liang, and V. G. Agelidis, "A Novel Voltage Balancing Control Method For 
Flying Capacitor Multilevel Converters, " 291h Annual Conference of the IEEE 
Industrial Electronics Society (7ECON 2003), Roanoke, Virginia, USA, November 2-6, 
2003, pp. 1179-1184. (Chapter 5). 
4. C. Feng and V. G. Agelidis, "PWM Control Methods for Five-level Flying Capacitor 
Multilevel Converters", ;? 'h International Conference on Modeling and Simulation of 
Electric Machines, Converters and Systems (ELECTRIMACS 2002), Montreal, Canada, 
August 18-21,2002, CD Proceedings. (Chapter 4). 
5. C. Feng and V. G. Agelidis, "On the Comparison of Fundamental and High Frequency 
Carrier-Based PWM Techniques for Multilevel NTC Inverters", IEEE 33d Annual 
Power Electronics Specialists Conference (PESC 2002) Proceedings, Caims, 
Australia, June 23-27,2002, Vol. 2, pp. 520-525. (Chapter 3). 
One further paper has been published at a national conference: 
1. C. Feng and V. G. Agelidis, "Multimodular System Based on Multilevel Neutral. -Point- 
Clamped Converters, " Postgraduate Research Conference in Electronics, Photonics, 
Communications & Networks, and Computing Science (PREP 2004) sponsored by 
IEEE, EPSRC, IEE and Institute of Physics, Hertfordshire, UK, April 5-7,2004. 
(Chapter 6). 
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Chapter 2: Multilevel Converter Topologies and 
2.1 Introduction 
Control Methods 
Multilevel converter technology using fully controlled semiconductor switches such as 
IGBTs for medium power and Gate Turn-Off Thyristors (GTOs) for high power 
applications has been attracting a great deal of research interest. The general idea behind 
multilevel converter technology is to create a sinusoidal voltage from several levels of DC 
voltages, typically obtained from capacitor voltage sources. As the number of voltage 
levels increases, the output waveform can be formed by more steps, producing a staircase 
wave which approaches the sinusoidal wave. 
Fig. 2.1 shows a schematic diagram of an inverter phase leg with different number of 
levels. Here the action of the power semiconductors is represented by an ideal switch with 
several positions. For an m level converter, its output can be connected to m different 
levels from m-1 voltage sources as illustrated in Fig. 2.1(c). Fig. 2.1(a) shows the diagram 
of a conventional two-level inverter. Fig. 2.1(b) shows the three-level circuit which 
generates an output voltage with three values (levels) with respect to the negative terminal 
of the DC bus. 
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Fig. 2.1: One phase leg of an inverter with: (a) two-level; (b) three-level; (c) m-level. 
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Multilevel converters have different configurations that are illustrated in Fig. 2.2. They 
can also be grouped into categories according to the modulation methods employed, shown 
in Fig. 2.3. 
In the following sections, three types of multilevel converters including their structures, 
features and applications as well as the switching strategies will be described in detail. 
Multilevel 
Converters 
Separate 
DC Sources 
Common 
DC Source 
Cascaded Diode Clamped Flying Capacitor 
Converters Converters Converters 
Fig. 2.2: Types of multilevel converters. 
Multilevel Converter 
Modulation Techniques 
PWM 
Fundamental 
Switched 
Modulation Carrier Based II Space Vector 
Fig. 2.3: Classification of multilevel modulation techniques. 
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2.2 Multilevel Converter Topologies 
Multilevel inverters can generate more than two levels of the phase output voltage 
waveforms, which are achieved by virtue of their structures. There are three major 
multilevel topologies: Cascaded inverters with separate DC voltage sources, NPC 
inverters, and FC inverters. 
ZZ1 Cascaded Converters with Separate Voltage Sources 
The basic structure of this inverter is made up of multiple units connected in series in the 
AC terminal voltages. Each unit is actually a single-phase full-bridge inverter. Fig. 2.4 
shows a nine-level cascaded inverter with four units. The phase output voltage is the sum 
of four inverter outputs, that is, vAO ': --VCon1a + VCon2a + VCon3a + VCon4a * Here, each single- 
phase full-bridge inverter with unipolar PWM control scheme can generate three level 
Outputs) +vdc) 01 -Vdc- 
It is noted that to comply with the definition of the NPC inverter and FC inverter, the 
level in a cascaded inverter with separate DC voltage sources is defined by m =2s+ 1, where 
m is the output phase voltage level, and s is the number of DC sources. For example, a 
nine-level cascaded inverter with separate voltage sources will have four separate DC 
voltage sources and four bridges. For a three-phase system, the output voltages of the 
cascaded inverters can be obtained in either Y(wye) or A(delta) configuration. 
The great feature of this type of converters is its modularity, since the circuit is made 
up of identical units, which simplifies the manufacturing for commercial production. 
Another feature is that it has separate DC sources and can achieve any voltage potentially 
provided the unit isolation can be maintained. 
Generally the advantages and disadvantages of the cascaded inverter with separate DC 
voltage sources, together with its applications can be summarised as follows: 
Advantages: 
* It can solve the size-and-weight problems of conventional transformer-based multi- 
pulse inverters and the high component-count problem of the multilevel diode-clamped 
and flying capacitor inverters. The reason being that the topology requires the lowest 
number of components among all multilevel converters to achieve the same number of 
voltage levels. Table 2.1 shows a comparison of the power components needed per 
phase leg for all the topologies. This comparison is based on the assumption that all 
devices have the same voltage ratings, and that the cascaded inverter uses a full- 
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Fig. 2A A nine-level cascaded inverter with separate DC voltage sources. 
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bridge in each level as compared to the half-bridge version used in the other two types. 
9 The structure of separate DC sources is well suited for various renewable energy 
sources such as fuel cells, and photovoltaics. 
9 Modularised circuit layout and packaging is possible and much easier to be 
implemented because of the simplicity of the power structure and lower component 
count. 
Disadvantages: 
Transformer with multiple secondary windings [22] is usually employed in practical 
applications such as the motor drive industry to obtain the isolated supplies. 
Transformers bring about some problems as mentioned before. 
e For real power conversion, separate DC sources are necessary, and thus limiting its 
applications. 
9 For reactive power conversion, it has the same problem as that of the conventional two- 
level converter. The capacitor bank needs to be large to avoid excessive voltage 
fluctuation. 
The modular nature of this type of inverter has received much interest from motor drive 
manufacturers in recent years. It is currently in commercial production and a transformer is 
used to provide the multiple supplies to the cells [22]. With sufficient isolation between the 
cells, the final output voltage can be taken far beyond any of the conventional techniques, 
which has promoted interest in its use for power factor correction in HV grid system [6] 
and utility applications [59]. Here the problems of obtaining the isolated supply become 
less significant since no real power transfer occurs. The separate DC sources nature makes 
it suitable for space and satellite AC generation systems, where the isolated supplies can be 
obtained naturally from the solar cells [60]. Other cases include AC rectification for 
electric trains [61]. 
Table 2.1: Comparison of power component requirements per phase leg among the three 
multilevel voltage source converters (m-level) 
Converter type NPC FC Cascaded 
Main switches (m-l)x2 (m-l)x2 (m-I)x2 
Antiparallel diodes (m-I)x2 (m-I)x2 (m-l)x2 
Clamping diodes (m-I)x(m-2) 0 0 
DC bus capacitors (M-1) (M-1) (m-1)12 
Balancing capacitors 0 (m-l)x(m-2)/2 0 
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ZZ2 Neutral-Point-Cfamped (NPQ Converters 
An m level diode-clamped converter typically consists of m-1 capacitors on the DC bus. 
Fig. 2.5 shows a single-phase half bridge five-level NPC inverter in which the DC bus 
consists of four capacitors. For a DC bus voltage Vd,, the voltage across each capacitor is 
Vd, 14, and each device voltage stress will be limited to one capacitor voltage level through 
the clamping diodes. 
To explain how the staircase voltage is synthesised, let us take a five-level inverter 
shown in Fig. 2.4 as an example. The negative DC rail N is considered as the output phase 
voltage reference point. There are five switching combinations to synthesise a five level 
voltage from A to N. Table 2.2 lists the voltage levels and the corresponding switching 
states. (Here, I stands for switch being on, whereas, 0 for switch being ofo. There exist 
four complementary switch pairs in each phase. They are (S"j, SaO, (Sal Sa6)1 (Sal Sa7)V 
(Sa4, Sa8). The complementary switch pair is defined such that turning on one of the pair 
switches will exclude the other from being turned on. 
VAN 
Fig. 2.5: A single-phase half bridge five-level NPC inverter. 
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Table 2.2: Five-level single-phase NPC inverter voltage levels and switch state 
Output Switch State 
v4N Sal Sa2 SO Sa4 Sa5 Sa6 SO I Sa8_ 
Vdc I I I 1 0 0 0 0 
3 Vd, 14 0 1 1 1 1 0 0 0 
Vdc12 0 0 1 1 1 1 0 0 
Vd, 14 0 0 0 1 1 1 1 0 
0 0 0 0 0 1 1 1 1 
For a single-phase full-bridge five-level NPC inverter, the phase voltage VBN of another leg 
B is created in the same way. Then the output voltageVAB = VAN - VBNwavefonn can take 
nine-levels. Generally speaking, an m-level converter has an m-level output phase voltage 
and a (2m-1)-level line-to-line output voltage. 
This type of converters have three features as follows [59]: 
e For the clamping diodes, a high voltage rating is required. Although each active 
switching device is only required to block a voltage level of Vdl(m-l), the clamping 
diodes need to have different voltage ratings for rev, ýrse voltage blocking, for example, 
some of the interconnection diodes have to block voltage up to (m-2)VdW(m-l). 
4p Unequal device rating: From Table 2.2, it can be seen that switch S,,, conducts only 
during VAN-"": Vdc while switch SO conducts over the entire cycle except during the 
VAN"": O- Such an unequal conduction duty requires different current ratings for 
switching devices. 
* Capacitor voltage unbalance: In most applications, the power converter needs to 
transfer real power from AC to DC (rectifier operation) or DC to AC (inverter 
operation). When operating at unity power factor, the charging time for rectifier 
operation (or discharging time for inverter operation) for each capacitor is different, 
resulting in unbalanced capacitor voltages between the different levels. However, when 
operating at zero power factor, the capacitor voltages can be balanced by equal charge 
and discharge in one half cycle. This indicates that the converter can theoretically 
transfer pure reactive power without the voltage unbalance problem. 
In summary, the advantages and disadvantages of the NPC inverter are as follows [59]: 
Advantages: 
9 Reactive power flow can be controlled. 
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The control method is simple for a back-to-back intertie system. 
Disadvantages: 
Large numbers of clamping diodes are required when the number of levels is high. 
These clamping diodes not only raise cost but also cause packaging problems and 
exhibit parasitic inductances, thus the number of levels for a multilevel NPC inverter 
may be limited to seven or nine in practice. 
* If the inverter runs under PWM control, the diode reverse recovery of these clamping 
diodes becomes the major design challenge in high power high voltage applications. 
e It is difficult to do real power flow control for the individual converter. 
This circuit has seen more interest than any other topology for multilevel applications since 
1980. Most commercial products are based on the three-level circuit. Some research work 
regarding the five-level circuit has also been reported [6], [7]. 
2.2.3 Flying Capacitor Converters 
Fig. 2.6 illustrates the fundamental building block of a single-phase half-bridge flying 
capacitor based five-level inverter. For a full-bridge, each phase leg has an identical 
structure. Assuming that each of the capacitors has the same voltage ratings as that of each 
of main switches, the number of capacitors connected in series indicates the voltage level 
between the clamping points. The capacitors connected to phase leg A are independent of 
those of phase leg B. Both phase legs share the main DC bus capacitor. For an m-level FC 
converter, a total of (m-I)x(m-2)12 auxiliary capacitors per phase leg are required in 
addition to (m-1) main DC bus capacitors, with the assumption that all capacitors have the 
same voltage rating. However, an m-level NPC converter only requires (m-1) capacitors. 
The features of this type of the converter can be summarised as follows [59]: 
The voltage synthesis in a FC inverter has more flexibility than that in a NPC inverter. 
Taking a five-level FC as an example, Table 2.3 lists one of the possible switching 
combinations. Table 2.4 lists all possible combinations. 
There also exist complementary switch pairs that, however, are different from those in 
the NPC inverter. For the circuit shown in Fig. 2.6, the four complementary switch 
pairs are (S,,,, Sa8)j, (Sal SaA, (Sal Sa6) and (Sa4, Sa5) respectively. 
Both real and reactive power flow can be controlled, although with real power flow, the 
capacitor voltages are unbalanced. In order to balance the capacitor charge and 
discharge, two or more switch combinations for middle voltage levels (3Vd, 14, Vd,, 12, 
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Vd, A) in one or several fundamental cycles may be employed. Thus, by proper 
selection of switch combinations, the converter may be used in real power conversion. 
However, in this case, the selection of a switch combination becomes very 
complicated, and the switching frequency needs to be higher than the fundamental 
frequency. 
A large number of storage capacitors are required for this topology, causing packaging 
problems and increasing the size of the inverter. 
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Fig. 2.6: A single-phase half-bridge flying capacitors based five-level inverter. 
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Table 2.3: One of a possible switching combinations of the five-level FC converter 
Output Switch Statc 
VAN Sa I Sa2 SO Sa4 Sa5 Sa6 SO 
Sag 
Vdc 1 1 1 1 0 0 0 0 
3 Vd, 14 I I 1 0 1 0 0 
Vdc12 I 1 0 0 1 1 0 
Vd, 14 1 0 0 0 1 1 1 
0 0 0 0 0 1 1 1 1 
Table 2.4: Five-level FC converter voltage levels and their switch state 
Output Switch State 
VAN Sal Sa2 SO Sa4 Sa5 Sa6 SO I Sa8_ 
Vdc 1 1 1 1 0 0 0 0 
3 Vd, 14 1 1 1 0 1 0 0 0 
11 1 0 11 0 11 0 0 
i. .0 1 1 o oI i o 
0 1 1 1 0 0 0 1 
Vdc12 1 1 0 0 1 1 0 0 
1 0 1 0 1 0 1 0 
0 1 1 0 1 0 0 1 
1 0 0 1 0 1 1 0 
0 1 0 1 0 1 0 1 
0 0 1 1 0 0 1 1 
Vd, 14 1 0 0 0 1 1 1 0 
0 1 0 0 1 1 0 1 
0 0 1 0 1 0 1 
0 0 0 1 0 1 1 1 
0 0 
10 
0 0 
11 
1 
11 
1 
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From Table 2.3, it can be seen that one of the switching combinations in the FC converter 
is the same as that of the NPC converter, which implies that the switching strategies 
suitable for the NPC converter can also suit the FC converter. In other words, NPC and FC 
topologies have the same output characteristics under the same switching strategy. The FC 
also has unequal device duty problems when the above switch combination is chosen. 
From Table 2.4, it can be concluded that FC has more switching redundancy than NPC 
topology. For example, there are four switching combinations for voltage level Vd, 14 and 
3 VdW4, and six switching combinations for Vd, 12. 
In summary, the advantages and disadvantages of the FC inverter are as follows [59]: 
Advantages: 
" The large amount of flying capacitors provides extra ride through capabilities during 
power outages. 
" The switch combination redundancy provides the higher degrees of freedom for 
balancing different voltage levels. 
" Both real and reactive power flow can be controlled, making it a possible candidate for 
HVDC power transmission. 
Disadvantages: 
" An excessive number of storage capacitors are required when the number of inverter 
levels is high. High-level systems are more difficult to package and more expensive 
due to the required bulky capacitors. 
" The inverter control will be very complicated, and the switching frequency and 
switching losses will be high for real power transmission. 
Little research has been done on this topology, with most interested parties taking the view 
that the control of the capacitor voltages through the switching strategy is too complex to 
be achieved on-line without excessive computational power [5]. It has been proposed by 
[64] that the switching pattern can be predetermined whilst still maintaining the correct 
voltage on the capacitors. After originally being discussed for motor drive applications 
with a simple RL load, a more recent publication has seen a change of application to 
sinusoidal rectification [65]. This slightly simplifies the control since the frequency 
becomes fixed, and the capacitors will only have to supply current for a predetermined 
interval before the direction reverses. 
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2.3 Switching Strategies for Multilevel Converters 
Z3.1 Fundamental Switched Modulation 
Fundamental switched modulation offers the simplest pattern, similar to the quasi-square 
wave pattern from the early conventional inverters. These methods that work with low 
switching frequencies generally perform one or two commutations of the power 
semiconductors during one cycle of the output voltages, generating a staircase waveform. 
The feature of this modulation method is that the harmonics of the output are linked to 
the fundamental and large low order harmonics (significantly 5 th ,7 
th and 11th, 13'h, the 
triple harmonics cancel between phases) are produced. Representatives of this family are 
the multilevel selective harmonic elimination [66] [67], and the space-vector control [68]. 
During early work on multilevel converters, when the switching speed of the devices was 
limited, this was a commonly used technique. 
2.3.2 Harmonic Switched Modulation 
With the development of the power semiconductor switches technology, the high-speed 
switches appeared and thus making the use of the PWM a standard technique. Usually, a 
very popular method in industrial applications is the classic carrier-based SPWM- This 
method can be divided into basic SPWM methods applied to conventional converters and 
MSPWM methods. 
SPWM Control Methods 
In inverter circuits, the inverter output is expected to be sinusoidal with magnitude and 
frequency controllable. To reach this goal, the so-called SPWM control method is 
employed [87]. In this scheme, the PWM signals are generated from the comparison of a 
fundamental sinusoidal waveform and a high frequency carrier waveform, as shown in Fig. 
2.7. The frequency of the triangular waveform establishes the inverter switching frequency 
and is generally kept constant along with its amplitude. 
The amplitude modulation ratio m,, is defined as the ratio of A, the amplitude of the 
modulating signal and ý,,, the amplitude of the carrier (triangular) signal. 
A 
Ma = 
Ao (2-1) 
Ac 
The SPWM scheme has the following important basic features: (when m,:! ýl) 
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* The amplitude of the fundamental frequency component is proportional to the 
amplitude modulation ratio m,,. 
For a single-phase half-bridge inverter, the peak amplitude of the fundamental 
frequency component VAO, is expressed by: 
P 
-: Ma 
Vdc 
AOI -- 2 
(2-2) 
where Vd, is the DC voltage. For a single-phase full-bridge inverter, the line-to-line 
A 
voltage output peak amplitude of the fundamental frequency component 
VABI 'S 
expressed by: 
VABI 
' de Ma 
V (2-3) 
For a three-phase two-level conventional inverter, the line-to-line voltage output peak 
amplitude of the fundamental frequency component PABI is expressed by: 
NG PABI Ma*2 Vdc (2-4) 
a The hannonics in the inverter output voltage waveform appear as sidebands, centred 
around the switching frequencyf, and its multiples, that is, around harmonicsf,, 2f,, 3f, 
and so on. Theoretically, the frequencies at which voltage harmonics occur can be 
indicated as 
fk = Pf, ± k'fl (2-5) 
where fi is the fundamental frequency, j and k are integers. When j is odd, k is even. 
Whenj is even, k is odd. 
For a single-phase half-bridge inverter shown in Fig. 1.1, a so-called bipolar SPWM 
scheme can be employed, which is illustrated in Fig. 2.7 [49]. 
For a single-phase full-bridge inverter shown in Fig. 1.2, two types of SPWM schemes 
can be chosen. One is SPWM with bipolar voltage switching in which the diagonally 
opposite switches S, and S4 switch on and off simultaneously (i. e., they are regarded as a 
switch), S2 and S3 are regarded as another complementary switch pair of S, and S4 switches. 
The output voltage changes between +Vd, and -Vd,, the waveform is similar to the output 
voltage in half-bridge inverter, as shown in Fig. 2.8 [49]. Another is SPWM with unipolar 
voltage switching. With this type of scheme, the switches in the two legs are not switched 
simultaneously. The legs A and B are controlled separately by comparing one triangular 
signal with two sinusoidal control signals respectively as shown in Fig. 2.9 [49]. The 
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output voltage changes between +Vd, and zero or zero and -Vd,. This scheme has the 
advantage of effectively doubling the switching frequency as far as the output harmonics 
are concerned, compared to the bipolar voltage-switching scheme. The harmonics can be 
written as: 
f4 =j-(2-f, )±k-fl (2-6) 
wherefi is the fundamental frequencyj and k are integers. Whenj is odd, k is even. When 
is even, k is odd. 
Also, the voltage jumps in the output voltage at each switching are reduced to Vd,, as 
compared to 2 Vd, in bipolar voltage switching scheme. 
For a three-phase inverter shown in Fig. 1.3, to obtain balanced three-phase output 
voltages, the same triangular voltage waveform. is compared with three sinusoidal control 
voltages that are 120* out of phase, as shown in Fig. 2.10 [49]. 
Multi-Carrier SPWM Control Methods 
MSPWM methods are derived from the basic SPWM method only with multiple carriers 
forming a continuous set. The comparison of the sinusoidal modulation wave with the 
different triangular carriers determines the corresponding switches action. Basically, there 
are two MSPWM strategies. One is the CD-MSPWM method; another is the PS-MSPWM 
method. They will be dealt with in the following chapter (Section 3.3). 
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Fig. 2.7: Bipolar SPWM method applied to the single-phase half-bridge inverter. (a) 
Reference (sinusoidal) and carrier (triangular) signals (1ý=15fj and m,, =0.8). (b) Output 
voltage waveform vAo. (c) Normalised harmonic amplitude of the voltage waveform vAo. 
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Fig. 2.8: Bipolar SPWM method for the single-phase full-bridge inverter. (a) Reference 
(sinusoidal) and carrier (triangular) signals (f, =15f, and Ma=0.8). (b) Output voltage 
waveform VAB. (c) Normalised harmonic amplitude of the voltage waveform VAB- 
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Fig. 2.9: Unipolar SPWM for the single-phase full-bridge inverter. (a) Two reference 
signals (sinusoidal) and one carrier (triangular) signal (f, =15f, and Ma=0.8). (b) Output 
voltage waveform v,, N. (c) Output voltage waveform vBm. (d) Output voltage waveform VAB. 
(d) Normalised harmonic amplitude of the voltage waveform yAB. 
Fundamental 
TI/2 
Time (t) 
Fundamental 
1 
2 f, - f, 
2f, -3f, 
2f, -5f, 
2f, +f, 
2f, +3f, 
2f, +Sf, 
I 
28 
VIO 
V-JB 
v-JC 0 
VC. Mff 
Vdc 
VAN 
0 
Vdc 
VBN 
0 
Vdc 
(d) Vo ý VAB 0 
- 
Vdc 
-I------__--- - 
TL= vv D-= V Ly 7-t-V v 
I Reference 13 L- Reference r L- Carrier Reference A 
Fundamental 
0 
IA 
I. V 
0.8 
VAR 
0.6 
Vdc 
0.4 
0.2 
00 
T, /2 T, 
Time (t) 
Fundamental 
f, -2f, + 2f, 
2f, -f, 2f, +f, 
fý-4f, 2f, + 3f, 
f Frequency 
Fig. 2.10: Bipolar SPWM for the conventional two-level three-phase inverter. (a) 
Reference signals (sinusoidal) and carrier (triangular) signal Q; =15fi and m,, =0.8). (b) 
Output voltage wavefon'n yAN. (c) Output voltage waveform vBN. (d) Output voltage 
waveform VAB- (d) Normalised harmonic amplitude of the voltage waveform VAB- 
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Z3.3 Space Vector PWM 
The SV-PWM technique refers to a special switching scheme for three-phase power 
converters. It has the following distinguished features: good utilisation of DC-link voltage, 
low current ripple, and relatively easy hardware implementation in a DSP. These features 
make it suitable for high-voltage high-power applications [69]. 
Fig. 2.11 shows space voltage vectors and switching patterns representative diagram 
for the traditional three-phase two-level converters. P and N represent the possible output 
phase terminal voltages of the inverter shown in Fig. 1.3, respectively, + Vd, 12 and - Vd, 12 if 
0 is the ground reference. (NNP) denotes the S4, S6 and S5 switches in Fig. 1.3 are on states 
and the other switches are off states. V* is a desired reference output vector. 
bq 
V3 (7VPN) 
- 
(PPN) 
V* 
v V, 4 
(NPP) (PNN) 
V5 
/(A 
ýN F6 (PNP) 
c 
a, d 
Fig. 2.11: Space voltage vectors and switching patterns representative diagram for three- 
phase two-level converters. 
It can be seen from Fig. 2.11 that there are eight basic space vectors for two-level 
converters. The objective of the SV-PWM method is to approximate the desired reference 
voltage vector V* by a combination of these basic space vectors. Vý at any given time, 
falls in one of the six sectors. Thus, for any PWM period, it can be approximated by the 
vector sum of two vector components lying on the two adjacent basic vectors. For 
example, when the reference vector V* falls into the region shown in Fig. 2.11, it can be 
synthesised by: 
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V* = 
(Vltl + V2t2 + VA 
(2-7) Tlamp 
T =t +t +t (2-8) samp 120 
where T,,. p is the sampling time period, ti, t2 and to are the corresponding dwell times of 
VI, V2 and VO in the period T,,,. p. The inclusion of zero vector VO helps to control the value 
of the reference generated. 
The SV-PWM technique can be easily extended to all multilevel inverters [69]-[76]. 
Fig. 2.12 shows a space vectors representative diagram for the three-phase three-level 
inverters shown in Fig. 1.4. P, 0 and N represent the possible output phase terminal 
voltages of the inverter respectively, +Vd, 12,0 and -Vd, 12 if 0 is the ground reference. The 
output of the three-level converter has 19 independent space vectors among 27 different 
vectors. 
q 
b 
PA9 ZýtN)ý (PPN) 
\«oc 
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(7vop) 
OVNP) 
C 
\\ (0 N, 
\\ J+l 6 PO) 
---- Vj, V* -- 
ý\(PON) 
Vv j I(ONN) (PNN, 
Xruuý 
(PNO) 
--------- ....................... 
(ONP) (PNP) 
Fig. 2.12: Space voltage vectors and switching patterns representative diagram for three- 
phase three-level converters. 
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These vector diagrams are universal regardless of the type of multilevel inverter. In 
other words, Fig. 2.12 is valid for the three-level diode-clamped, capacitor-clamped, or 
cascaded inverter. The adjacent three vectors can synthesise a desired voltage vector V* by 
* 
(V 
v itj 
+ Vj+ltj+l + VJ+2tj+2 
(2-9) 
T 
.,. MP 
Where, tj, tj+,, and ti+2 are the corresponding dwell times of Vj, Vj+1 and VJ+2 in the period 
T'amp. 
The SV-PWM technique has become the standard control method for the conventional 
inverter with the microcontroller because it is simple to implement. However, as the 
number of levels increases, redundant switching states and the complexity of selecting 
switching states increase dramatically. It becomes very complicated and difficult to 
implement when three-levels are exceeded. Some researchers have used decomposition of 
the five level space-vector diagram into two three-level space-vector diagrams with a phase 
shift to minimize ripple and to simplify the control [72]. Additionally, a simple space- 
vector selection method was introduced without duty cycle computation of the adjacent 
three vectors [73]. 
2.4 Simulation Software 
Computer simulations are commonly used in research to analyse the behaviour of circuits, 
which leads to improved understanding. In industry, they are used to shorten the overall 
design process, since it is usually easier to study the influence of a parameter on the system 
behaviour in simulation. They can be used to calculate the circuit waveforms, the dynamic 
and steady state performance of systems, and the voltage and current ratings of various 
components. In general, there are two basic types of simulators: circuit-oriented simulators 
and equation solvers. With the former, the user needs to supply the circuit topology and the 
component values. Simulators internally generate the circuit equations that are totally 
transparent to the user. The circuit-oriented simulators are much easier and therefore are 
more widely used than the equation solvers. 
There are several general-purpose, circuit-oriented simulators such as SPICE, EMTDC, 
SABER and so on. The PSCAD/EMTDC software package has been employed in this 
research. 
PSCAD is a collection of programs, providing a very flexible interface -to 
electromagnetic transients simulation software. EMTDC is the library of power system 
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component models and procedures that constitute the simulation software provided with 
PSCAD. Together, these two software packages are referred to as "PSCAD/EMTDC". 
The PSCAD/EMTDC software package has the following features: 
" EMTDC is structured so that electric circuit parameters are easily addressed by the user 
during the course of a time domain simulation. 
" Fourier analysis of output is sometimes desirable and MULTIPLOT is used in PSCAD 
to carry out this task. 
" The user is able to build his/her own subroutines if models are not readily available. 
It should be noted that the selection of the Time Step is very important in simulation. It 
must be chosen to be much smaller (at least order of two) than the shortest time constant of 
interest in the circuit. 
2.5 Conclusions 
This chapter gives an overview of multilevel Voltage Source Converter (VSC) topologies 
with their structure features, advantages and disadvantages as well as their applications. 
The review of switched modulation methods applied to multilevel converters is presented. 
The simulation software PSCAD/EMTDC used in the project is briefly introduced. 
Three topologies introduced here are the main multilevel converter circuits which have 
received research and development interest from both academia and industry. Each one has 
its own particular advantages and disadvantages. No one is necessarily the best one for any 
application. Therefore, the choice of topology depends on the application. Cascaded 
converters with separate DC sources are favoured by the motor drive industry and for 
renewable energy conversion systems. They are used in medium voltage high power motor 
drives. NPC converters seem to have received more interest than the other two topologies 
since the 1980s. But most work on the NPC is focused on the three-level. The three-level 
NPC converter has been commercially available for many applications. The FC topology 
was the latest one to be introduced. The structure of the FC is similar to that of the NPC, 
generating a multilevel output wavefon-n from different capacitor voltage sources, only 
with different clamping components. The FC uses the capacitor clamping, while the NPC 
uses the diode clamping. 
Accompanying the topologies is a range of switching strategies which are derived from 
basic switching strategies used in conventional converters. These are the fundamental 
switched modulation, sub-harmonic PWM and space vector PWM modulation. 
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Fundamental switched modulation is still a useful and probably the best technique in the 
high power application because it minimises switching losses. Space vector PWM 
modulation has advantages such as increasing the linearity range of the output voltage, 
lower current ripple and easy hardware implementation on the DSP based controller. But 
this advantage is lost when the number of levels increases. Sub-harmonic PWM is widely 
used in industry because it is easy to implement for any levels. This type of PWM includes 
CD-MSPWM technique and PS-MSPWM technique. 
It is expected that different switching strategies are suitable for different topologies and 
this will be explored in the forthcoming chapters. The switching strategies considered in 
this project are based on the sub-harmonic PWM modulation. 
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Chapter 3: Neutral-Point-Clamped Converters 
3.1 Introduction 
The NPC converter topology and the associated control methods are discussed in detail in 
this chapter. First, the mathematical modelling of the NPC converter is presented in 
Section 3.2. It includes two modes of operation, namely, the rectifier mode and the inverter 
one. The neutral-point voltage variation remains a challenging issue in NPC converters that 
needs to be addressed and therefore is also described. In Section 3.3 several Multi-carrier 
Sinusoidal Pulse-Width Modulation (MSPWM) control strategies are discussed. The 
importance of the semiconductor power losses especially in high-powcr applications is 
introduced. The effects of the different CD-SPWM techniques on the switching losses and 
the harmonic performance of the NPC converter are investigated and reported. The 
fundamental frequency SPWM method is proposed in Section 3.4 as a potential method to 
minimise the switching losses of the converter. This method is compared with high 
frequency MSPWM switching strategies in Section 3.5. Finally, a critical discussion on the 
challenges of this technology and conclusions are given in Section 3.6 and Section 3.7 
respectively. 
3.2 Modelling of the NPC Converter 
Typically, an m level NPC converter consists of m-1 capacitors on the DC bus and 
produces a phase voltage with m levels. Fig. 1.4 shows a three-phase three-levcl NPC 
converter in which the DC bus consists of two capacitors. For a given value of the DC bus 
voltage Vd,,, the voltage across each capacitor is Vd, 12, and each device voltage stress will 
be limited to one capacitor voltage level through the structure of the converter employing 
extra clamping diodes. Table 3.1 shows the NPC converter voltage levels and associated 
switching states for a three-level phase leg. 
The modelling of the NPC converter is carried out mathematically in order to 
understand its basic principles of operation. Any switch-mode Voltage Source Converter 
(VSC) has a bi-directional power flow between the DC side and the AC side. The same 
applies for the NPC converter. Therefore, it has two modes of operation: rectifier (power 
flows from the AC side to the DC side) and inverter (power flows from the DC side to AC 
side). In the following sections, the modelling of the converter in both modes is presented. 
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Table 3.1: Voltage levels and associated switch states for a three-level NPC phase-leg 
OUtPUt VAO Switch states 
Sa I Sa2 SO Sa4 
Vd, 12 I 1 0 0 
0 0 1 1 0 
Vdc12 0 0 1 1 
The following assumptions are made in order to derive a state-space averaged model of the 
NPC converter: 
(1) All switching devices are ideal with identical characteristics. 
(2) All parasitic elements of circuit components, such as the capacitor equivalent series 
resistance are negligible. 
(3) All snubber circuit components are omitted for simplicity. 
(4) The SPWM method is employed. The frequency of the carrier is high enough so that 
the reference signal value can be regarded as constant. 
3. ZI Modelling of the NPC Converter in Rectifier Mode 
Fig. 3.1 illustrates the schematic diagram of the three-phase three-level converter working 
in the rectifier mode. It is assumed that the converter is connected to the AC mains through 
linked reactors L, The resistor R, is used to represent the effective line resistance. A pole 
of the three-level converter can be regarded as a multiplexer which may be switched to any 
DC side potentials according to the multilevel PWM strategy employed. The source 
voltages are assumed ideal and balanced. 
P 1P 
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R Ls F-P 7 +IF id 3V 
SaO 
C Z: __ CR ýSbp 
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S. 
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+ 1i 
flc2 
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N 
Fig. 3.1: Schematic circuit of the three-phase three-level inverter in the rectifier mode. 
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Switching functions Sj (i=a, b, c) are introduced to represent the semiconductor 
switching states shown in Table 3.1 which are determined by the PWM control technique. 
Si is defined as: 
1 Sil andSi2are on, Si3andS, 4are off 
Si 0 Si2andS, 3are on, Sil andS14are off 
1 Si3andSi4are on, S,, and S, 2 are off 
For simplicity, breaking Sj further into Sip, Sj,, Sj,, the relationship between switching 
functions and switching states can be defined as shown in Table 3.2. 
Table 3.2: Relationship between switching functions and switch states 
Switching Functions Switch States 
Si S ip Si, sin Sal Sa2 SO SA 
1 1 0 0 1 1 0 0 
0 0 1 0 0 1 1 0 
-1 0 0 1 0 0 1 1 
sip + sjý + si" =I 
Sij =0 or I 
(3-2) 
where i--abc and j--pon. Therefore, the modelling of the three-phase three-level 
converter can be described using the following equations. 
di L ýýsa R, 
dt 
Ls 
disb 
=V -R -V dt sb s 
isb 
sbn 
Ls 
di.,, 
=V -i -V dt c 
Rs 
sc scn 
V=V+ VO,, san saO 
V,. 
O 
Sap Vdcl + San Vdc2 
KsbO Sbp Vdcl + Sbn Vdc2 
, 
V. 
cO 
Scp Vdcl + Scn Vdc2 
Since the source voltages from the mains are assumed ideal and balanced, so 
(3-3) 
(3-4) 
(3-5) 
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Vsa + Vsb + Vsc -: 
0 
(3-6) 'sa + 'sb + isc ý-- 0 
Incorporating eq. (3-6) and eq. (3-3) into eq. (3-4), VO, is given by: 
V0+ Vsb0 + VscO 
VO. =-ý Sau 
3 
(3-7) 
By combining eq. (3-4), eq. (3-5) and eq. (3-7), the following expressions are obtained: 
V, =s 
Sap + Sbp + Sp 
Vdc 
I+_ 
Sam + Sbn + Sen 
Vdc 
2 -P 3 
(S. 
" 3 
Výbn = Sbp 
Sop + Sbp + Sep 
Vdcl + Sbn - 
S. 
" 
+ Sb" + S"' 
Vdc2 (3-8) 
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Sap + Sbp + Sep San + Sbn + Scn 
, cn K= 
(SCP 
3 
Vdcl + 
(Sll- 
3 
Vdc 
2 
For node P, 
*= 
dVdl 
lp Cd 
dt + 
i. 
(3-9) 
'p = Sap "sa + Sbp * 'sb + Sep * ise 
For node 0, 
Cd 
dVdl 
+ Cd 
dVdc2 
'0 -(cl +42) 
dt 
Jt 
(3-10) 
'0 Sao * 'so + Sbo "sb + Sco 'isc 
For node N, 
-: " 
dVde2 
'cl -'o ' 
Cd 
dt 
io 
'. = S. n 
"sa + Sbn * isb + Scn * isc 
For the load on the DC side, 
Ldi* =-R. i. +Vd,, I- 
Vdc2 (3-12) 
dt 
Thus the mathematical modelling of the three-phase three-level NPC converter operating 
as a rectifier can be written as the following state equation: 
C. ±=A-X+B-e (3-13) 
Here, C= diag[L, L, L, Cd Cd L] 
X= [Isa 'sb 'sc Vdcl Vdc2 io ]T 
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-Rs 00 
Sap 
- 
Sap + Sbp + Sep 
- 
San 
- 
San + Sbn + SCR 
0 
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0 -Rs 0 
sbp 
- 
Sap + Sbp + Sep 
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Sbn 
- 
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0 
33 
00- Rs 
(Scp 
_ 
Sap + Sbp + Scp 
_(S cn _ 
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0 
33 
Sap Shp S-1P 00 -1 
S. 
n 
Sb" S", 001 
0001 
-1 -R_ 
B= diag[l 1100 0] 
e= diag[V,. Vsb Vsc 00 0] 
If the AC mains supply is balanced, the voltage sources are given as: 
V, 
a cos(w t+a 
V, b cos(co t+a- 120* (3-14) 
VC 
-cos(co 
t +a + 120* 
Here, co is the angular speed, a is the initial phase angle of the phase .4 of the voltage 
source, P, is the peak value of the line-to-neutral voltage of the mains. 
3.22 Modelling of the NPC Converter in Inverter Mode 
Similarly, the modeling of the three-phase three-level converter in the inverter mode as 
illustrated in Fig. 3.2, can be described using the following equations: (The load is 
assumed to be an RL load in this case) 
Vdý 
N 
Fig. 3.2: Schematic circuit of the three-phase three-level NPC converter operating in the 
inverter mode. 
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In the AC load side, 
L 
di 
dt 
I 
JLýLb 
Vb,, 
-R-ib- Vn, O (3-15) dt 
L 
di 
'R 
dt 
'10 
= sap .V +S -V V dcl an dc2 
VbO = Sbp 'Vdcl + Sbn 'Vdc2 (3-16) 
VcO = Scp * Vdcl + Scn * Vdc2 
If the load is balanced and the harmonic components generated by the switching operation 
are assumed to be negligible, the following equation is true: 
+ 'b (3-17) 
Substituting eq. (3-16) and eg. (3-17) into eq. (3-15), then eq. (3-16), V., O is derived as: 
V. 
0 = 
Sap + Sbp + SCP Sari + Sbm + Sen 
(3-18) 
3 
Vdcl +3 Vdc 2 
For the node P: 
i -- c 
dVdl 
_ ii -i cl dp dt (3-19) 
, 
lp Sop '. + Sbp "b + Scp -i c 
For the node N- 
1., 
2 = 
Cd 
dVde2 
dt (3-20) 
in = s"n - i. + sbn - ib + Sý', ' - 
i, 
For the neutral point of the DC side node 0: 
'0 -= 'cl + 'c2 -= Cd 
' 
dVdl 
+ Cd 
dVdc2 
dt dt (3-21) 
io =S 
ao *ia 
+Sbo *ib +Sco 'ic 
The above equations can be written using the state equation as follows: 
C-±=A. X+B-e (3-22) 
Here, C= diag[L LL Cd Cd 0] 
ki 'b 'c Vdcl Vdc2 ii IT 
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A=l 
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3.2.3 Equivalent Circuit ofNPC Converter at Fundamental Frequency 
As mentioned before, the switching functions Sip, Sj,, Sj,, (i=a, b, c) are determined by the 
PWM control technique. Taking phase A as an example, if the reference control signal is a 
pure sinusoidal wave, which is expressed as: 
A 
V_f = Ao -sin cot (3-23) 
Here, ýO is the amplitude of the modulating waveform with the range of (0< Since 
the sinusoidal wave is repetitive, it is possible to replace the cot term by the angle 0, in the 
range of 0: 5 0 <27r. Then the modulation patterns (i. e., switching functions) at fundamental 
frequency for three nodes shown in Fig. 3.3 can be obtained as: 
S, (0) = 
20 
- sin 0, 
10, 
Sao (0) = 
1-2, -sin0, 
ll+ 
.. sin0, 
0: 5 0 <; r (3-24) 
;r :ý0< 27r 
0: 5 0 
; r:! g 0<2; r 
(3-25) 
S. 
" 
(0) = 
0, 
A 
0: 5 0 <; r (3-26) 
-A. -sin 0, r <0 <2; r 
Assuming the load is linear and reactive, the load current i,, can be taken as being purely 
sinusoidal and be expressed as: 
i (0) =I- sin(0 + 0) (3-27) 
Here, ! is the current peak value, ý is the phase shift angle between the current and the 
output voltage at fundamental frequency. Then the currents drawn from the three nodes of 
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Fig. 3.3: Modulating waveforms for the switching functions. 
the capacitor bank are the product of the phase current and the respective switching 
functions. The equations are given: 
iP (0) =q (0) - SV (0) 
10 (0) =& (0) - S. (0) (3-28) 
& (0) = i. (0) -& (0) 
By integrating the instantaneous current over the modulation cycle, the mean current of 
each node can be derived as: 
A 
I 2x A01 
Ip =T 
, 
fi. (0) - Sp (0) - dO Cos 0 21r 04 
2x 
.=I fi,, (0) - S,,. (0) - dO =- 
A-I 
cos 0 (3-29) 2; r 04 
1 
2x 
fi,, (0) - S,,,, (0) - dO =0 21r 
0 
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It can be seen that the neutral point current in the DC link has a mean value of zero; the 
positive point current has the same mean value as the negative point current except for 
opposite direction. It should be noted again that eq. (3-28) and eq. (3-29) are based on a 
single phase of the NPC converter. 
According to the voltage and current eqs. (3-8)-(3-11), (3-16)-(3-21) and (3-29), the 
fundamental frequency equivalent circuit can be drawn out in Fig. 3.4. 
Týree-Level NPC Converter 
--------------- LI ------------------------------- V. RisV:,. If 
lip 
p 
................. + I 
VL Cd 
sb Rs 'sbo. sV 
Vdcl-- 
sbn 0 
+ 
cI sc d 
VL dc2 
n0 
V, R, Lc 
s sc sV+ 
A 
Vscn 
In N 
AC Side DC Side 
L --------------------------------------------- 
Fig. 3A Fundamental frequency equivalent circuit of the three-level NPC converter. 
It can be seen that the three-level NPC converter can be modelled as a set of voltage 
controlled voltage sources in the AC side and current controlled current source on the DC 
side in the fundamental frequency domain. All these controlled sources are related to the 
switching functions, no matter what kind of sources they are. 
3. Z4 Influence ofthe Current on the Neutral-Point Voltage 
The influence of the current io on the inverter can be seen from eq. (3-30) derived from eq. 
(3-21). 
'cl + 42 ý- CddV 
d(lVdcl I- lVdc2 1) 
(3-30) del + CddV Cd dc2 '0 
dt dt dt 
It can be seen that the neutral point current io is related with the DC link capacitor voltage 
balancing. If I Vdj I =1 Vd, 21 at any time, io =0. Actually, io cannot be zero all the time due to 
the switching action of the converter legs. Therefore, the capacitor voltage is allowed to be 
on perturbation within the error band. Derived from eq. (3-30), 
1 
(3-31) lvdcl It -Ivdc2 It ýIvdcl Io -Ivdc210 +- 
fO 
'dt Cd 
0 
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It can be seen from eq. (3-3 1) that the value of the DC bus capacitors affects the variation 
of voltage. The higher the capacitance value, the lower the voltage variation. As analysed 
before, the mean current drawn from the neutral point over a modulation cycle is zero and 
the neutral point potential remains constant under normal operation. However, during 
transient operation, or if there is any imbalance in the output switching pattern, or 
imbalance in the characteristics of the circuit components, and/or non-ideal features of 
switching devices and their operation all will contribute to a non-zero mean current drawn 
at the neutral-point, thus resulting in variation of the neutral point voltage. Therefore, 
regulation is required to ensure that balance is maintained during disturbances. 
One solution is to use a closed-loop control method. For example, if the values of the 
I Vdj I, I Vd, 21 and io are known as well as the direction of io by measurement, the voltage 
balancing of the DC capacitors according to equation (3-3 1) can be controlled. Other 
solutions include the addition of zero sequence components into the modulation pattern 
[16], [17], [77], [78] and use of an optimal PWM [19], [79], [80], through the selection of 
states similar to SV-PWM. 
3.3 Multi-carrier SPWM Techniques 
Up to now, numerous MSPWM control techniques have been used to control the NPC 
inverters. They have been analysed mathematically and a number of papers have discussed 
their advantages and their harmonic performance [37]-[39], [8l]-[83]. However, there is no 
detailed information available in the technical literature regarding the performance of each 
technique with respect to switching losses. So far only the carrier phase angle's effect on 
the switching losses has been reported [81]. 
It has been recognised that different MSPWM methods are suitable for different 
multilevel topologies. For instance, the PS-MSPWM method is suitable for flying 
capacitor converters and cascaded converters, while CD-MSPWM methods are suitable for 
the NPC converter [37], [38]. 
So the MSPWM techniques including the CD-MSPWM, the PS-MSPWM and a 
Hybrid MSPWM (H-MSPWM) technique [8] are described and investigated with respect 
to their potential application for the NPC converter. 
First, in order to describe and evaluate the different methods, some definitions are 
given below: 
a The frequency modulation ratio mf, 
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F 
-fc 
0 
(3-32) 
wheref, is the frequency of the carrier signal andfi, is the frequency of the modulating 
signal. 
9 The amplitude modulation ratio m,,, with m,, defined for each modulation technique in 
Table 3.3, where ýO is the amplitude of the modulating signal and ý, is the amplitude 
of the carrier (triangular) signal, m is the number of the voltage level. 
* The displacement angle 9 between the modulating signal (sinusoidal) and the first 
positive triangular carrier signal. In this thesis only 9=0 is considered. 
Table 3.3: Definition of m,, for the various MSPWM techniques 
CD-MSPWM PS-MSPWM H-MSPWM 
A 
Ao 
A 
Ao 
A 
Ao 
Ma 
(m - 1) - Ac 
Ma= 
Ac 
Ma= 2- Ac 
3.3.1 Carrier Disposition Multi-carrier SPWM Techniques 
For an m-level converter, m-1 carriers with the same frequency f, and same amplitude 
Ac are disposed such that the bands they occupy are contiguous. The reference, or 
modulation, waveform has amplitude ý,, and frequencyf,, and it is centred in the middle 
of the carrier set. The reference is continuously compared with each of the carrier signals. 
If the reference is greater than a carrier signal, then the active device corresponding to that 
carrier is switched on, and if the reference is less than a carrier signal, then the active 
device corresponding to that carrier is switched off. 
According to the different dispositions of carrier bands, there are three methods, 
provided that the number of levels of an inverter is an odd number: in-Phase Disposition 
(PD), Alternative Phase Opposition Disposition (APOD), and Phase Opposition 
Disposition (POD). 
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e In-Phase Disposition Control Method 
In this method, all the carriers are in phase. For this technique, significant harmonic energy 
is concentrated at the carrier frequencyf,, but since it is a co-phasal component, it does not 
appear in the line-to-line voltage. Fig. 3.5 illustrates the PD strategy, the output voltage 
waveforms and their spectrum. 
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Fig. 3.5: The PD technique at ma: --0.8, mr2l, f, =-50 Hz, m=5. (a) Carrier waveforms and 
modulating signal. (b) Phase voltage and its spectrum. (c) Line-to-line voltage and its 
spectrum. 
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* Alternative Phase Opposition Disposition Control Method 
In this method, each carrier band is shifted by 180* from the adjacent bands. With this 
method, the most significant harmonics are centred as sidebands around the carrier 
frequencyf,. No harmonics occur atf, Figure 3.6 illustrates the APOD strategy, the output 
voltage waveforms and their spectra. 
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Fig. 3.6: The APOD technique at ma=0.8, mT2l, f, =50 Hz, m=5. (a) Carrier waveforms 
and modulating signal. (b) Phase voltage and its spectrum. (c) Line-to-line voltage and its 
spectrum. 
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e Phase Opposition Disposition Control Method 
In this method, the carriers above the zero reference are in phase, but shifted byl8O* from 
those carriers below the zero reference. The significant harmonics are located around thef, 
for both the phase and line-to-line voltage waveform. Fig. 3.7 illustrates the POD strategy, 
the output voltage waveforms and their spectrum. 
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3.3.2 Phase Shifted MSPWM Technique 
For an m-level inverter, m-1 carriers with the same frequencyf, and same amplitude A. are 
phase shifted by some degrees. They are compared with the modulation sinusoidal signal. 
For example, for a five-level FC converter, the sinusoidal modulation signal is compared 
with four triangular carrier signals that are phase shifted by 90 degrees (i. e., time shifted by 
T, 14, where T, is the period of these carrier signals). The intersections of carrier and 
modulation signal determine the instants of switching commutations. When the sine value 
is larger than the carrier value, the switch turns on and otherwise turns off. The resulting 
four PWM signals are used to control the corresponding switches on the upper leg. The 
complementary PWM signals then control the switches on the lower leg. The significant 
harmonics are located around the (m-I)f, for both the phase and line-to-line voltage 
waveform. Fig. 3.8 illustrates the PS-MSPWM strategy, the output voltage waveforms and 
their spectrum. 
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3.3.3 HybridMSPWMTechnique 
This method can be regarded as a combination of the above CD-MSPWM method and PS- 
MSPWM method. The bands used for modulation are only two. For an m level inverter, 
(m-1) carriers are grouped into two parts. The first (m-1)12 carriers are displaced above the 
2; r zero band with phase shift by (M 1) 
degrees from each other. The remaining (m-l)/2 
carriers are displaced below the zero band and phase shifted accordingly, like the first set 
of carriers. Fig. 3.9 illustrates the H-MSPWM strategy for a five-level FC converter, the 
output voltage waveforms and their spectrum. The two carriers above zero have the same 
peak-to-peak value and the same frequencyf, However, there is a 180 degrees phase shift 
between them. The same applies to the two carriers below zero. 
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3.3.4 Basic Features ofMulti-carrier SPWM Techniques 
The multi-carrier SPWM scheme has similar basic features as the two-level SPWM 
method, except for the different definitions of m, The amplitude of the fundamental 
frequency component is proportional to m,,, the relationships between m,, and output 
voltage are the same as eqs. (2-2) to (2-4). Specifically, when m": 51, for a single-phase 
half-bridge multilevel inverter, the amplitude of the fundamental frequency component 
A 
VAOI is expressed by: 
A 
': m 
Vdc 
V 
. 401- a' 2 
(3-33) 
where Vd, is the DC voltage on the DC side. For a single-phase full-bridge multilevel 
inverter, the line-to-line voltage output amplitude of the fundamental frequency component 
A 
VABI is expressed by: 
VABI ý M. 'Vdc (3-34) 
For a three-phase multilevel inverter, the line-to-line voltage output amplitude of the 
fundamental frequency component is expressed by: 
PABI 
= Ma * \r3- Vdc 
2 
(3-35) 
Another advantageous feature of the MSPWM techniques is that the equivalent switching 
frequency of the load voltage is many times higher than the switching frequency of each 
cell. This property allows a reduction in the switching frequency of each cell, thus reducing 
the switching losses [39]. 
For the CD-MSPWM methods, the harmonics in the inverter output voltage waveform 
appear as sidebands, centred around the switching frequency and its multiples. The 
frequencies at which voltage harmonies occur can be indicated as: 
fh =(j-mf ±k)-f, (3-36) 
wherej and k are integers. Whenj is odd, k is even. Whenj is even, k is odd. 
For the PS-MSPWM method, the equivalent switching frequency of the load voltage is 
timed by the switching frequency of each cell, as determined by its carrier signal. The 
frequencies at which voltage harmonics occur is given as: 
fh =ý*-(m-l)-mf ±k)-f. (3-37) 
51 
wherej and k are integers as previously defined. Here, m refers to the number of voltage 
levels. 
For the H-MSPWM method, the frequencies at which voltage harmonics occur are: 
fh = 
GF- (2 - mf )± k). f. (3-38) 
wherej and k are integers and defined as above. 
3.3.5 Overview of the Power Losses 
Power dissipation in semiconductor power devices is fairly generic in nature because the 
real devices do not have ideal characteristics and hence will dissipate power in practice. A 
simplified clamped inductive-switching circuit shown in Fig. 3.10 is used as an example to 
illustrate the generic-switch linearised switching characteristics. The diode here is assumed 
to be ideal. When the switch in on, the current I flows through the switch and the diode is 
reverse biased. When the switch is off, I flows through the diode and a voltage equal to the 
input voltage Vd appears across the switch, assuming a zero voltage drop across the ideal 
diode [84]. 
I 
Vd 
Fig. 3.10: Simplified clamped inductive-switching circuit. 
The switch is controlled by the control signal shown in Fig. 3.11 (a). The switch is turned 
on by a positive control signal and while being off by a negative signal. During the turn-on 
transition of the generic switch, the current build-up consists of a short delay time td(,,,, ) 
followed by the current rise time tj. Only after the current I flows entirely through the 
switch can the diode become reverse biased, and the switch voltage falls to a small on-state 
value of V,, with a voltage fall time of tf, The waveforms in Fig. 3.11 (b) indicate that 
large values of switch voltage and current are present simultaneously during the turn-on 
crossover interval t, (,, ), where 
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tc(on) -'ý tri + tfv (3-39) 
The energy dissipated in a device during this turn-on transition can be approximated as: 
1 W, 
(On) = -. 
Vd 
'I'tc(on) (3-40) 
2 
where it is recognized that no energy dissipation occurs during the turn-on delay interval 
td(on)- 
Once the switch is fully on, the on-state voltage Von will be of the order of one volt or so 
depending on the device, and it will be conducting a current L The switch remains in 
conduction during the on interval ton5 which in general is much larger than the turn-on and 
turn-off transition times. The energy dissipation Won in the switch during this on-state 
interval can be approximated as: 
w =v -I-T 
where tonýý'ýý' tc(on)q tc(ojj9)- 
G3 
(a) 
t 
.4-T.. bý4 
Týff -ý 
1 1: 
4--T. bi 
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ri 
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t 
t d(offl 
(3-41) 
Fig. 3.11: Generic-switch linearied switching characteristics. (a) Switch control signal 
wavefonn. (b) Switch voltage and current waveforms. (c) Instantaneous switching power 
loss wavefonn. 
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During the turn-off transition period of the generic switch, the voltage buildup consists of a 
turn-off delay td(, jfi and a voltage rise time t, Once the voltage reaches its final value of 
Vd, the diode can become forward biased and begins to conduct current. The current in the 
, r, as 
the current I commutates from the switch switch falls to zero with a current fall time t 
to the diode. Large values of switch voltage and switch current occur simultaneously 
during the crossover interval t, (,, D, where 
t., ("ff )" t" tfi (3-42) 
The energy dissipated in the switch during this turn-off transition can be written as: 
w (. ff) 
Vd *I* tc(off (3-43) 
2 
where any energy dissipation during the turn-off delay interval td(, fig is ignored since it is 
small compared to W, (, Og). 
The instantaneous power dissipation PT = VT "T plotted in Fig. 3.11 (c) makes it clear 
that large instantaneous power dissipation occurs in the switch during the turn-on and turn- 
off intervals. If there are fi such turn-on and turn-off transitions per second, then the 
average switching power loss P, in the switch due to these transitions can be expressed as: 
1 
P, =-. Vd 'I ' fs * (tc(on) + tc(off) (3-44) 
2 
It shows that switching power loss in a switch varies linearly with the switching 
frequency and the switching times. Therefore, it is desirable to choose switching devices 
with short switching times and makes them operate at lower switching frequency in order 
to reduce the switching losses. 
The other major contribution to the power loss in the switch is the average power 
dissipation during the on-state P,,,, which varies in proportion to the on-state voltage. Pon is 
given by: 
P.. = V.. -1 - 
T"" 
(3-45) 
T, 
which shows that the on-state voltage V., in a switch should be as small as possible. 
Generally speaking, the power loss in a switch can be classified as conduction loss, off 
state loss, and switching loss. Since the leakage current during the off state of the device is 
negligibly small, the power loss during the off state can be neglected in practice. 
Therefore, the total average power dissipation PT in a switch equals the sum of P, and P,,,,. 
PT = P, + P.. (3-46) 
54 
In theory, the conduction loss P,, varies in proportion to the on-state voltage V,,, and 
the on-state ratio of each switching device over one switching period, while the switching 
loss P, varies linearly with the switching frequencyf, and the switching times. 
It can be seen that the main switch with small leakage current in the off state, small on- 
state voltage and short turn-on and turn-off times can be chosen to minimise the power 
loss. However, the switching frequency directly impacts on power losses and should be 
chosen carefully along with the control method. Therefore, it is necessary to examine how 
different control methods applied to the NPC converter perform to identify which one is 
optimum and could potentially result in the lower switching losses while providing the best 
possible harmonic performance for the output voltage. 
3.3.6 The Effects of the Different Multi-carrier SPWM Techniques on the 
Switching Losses and the Harmonic Performance ofthe NPC Converter 
Since the switching loss in a switch varies linearly with the switcýing frequency, in this 
thesis, the number of total switching transitions per modulating cycle of main upper 
switches in a leg is used to indicate the potential switching power losses of a converter. 
Table 3.4 lists the effects of the different control methods on the switching losses and 
harmonic performance for the three-phase five-level NPC converter at m,, =0.95, mj--15, 
Vd,; =12 W. Here, THD, is the Total Harmonic Distortion of the line-to-line voltage VAB- 
A 
KABI is the peak value of the 
KABat the fundamental frequency. N,, (n=l, 2, ... 4) is the 
number of the switching transitions per fundamental period for main switches of the upper 
part of the phase A leg. Nt,,,, l is the sum of the above N, 
Table 3.4: The effects of the different control methods on the switching losses and 
hannonic perfonnance for a three-phase five-level NPC 
(mý=0.95, my=15, Vd,: --12 kV, f,, =50 Hz) 
Method APOD POD PD 
THD, (%) 26.5 25.4 16.2 
ýABI 
(kV) 9.85 9.84 9.86 
N, 1 10 10 10 
Ns2 6 4 4 
NA 4 6 4 
NA 8 10 10 
Nt, t,,, 28 30 28 
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It can be seen from Table 3.4 that the carrier disposition techniques, i. e. APOD, POD and 
PD, have almost equal potential switching losses only with different THD, - Since the H- 
MSPWM technique requires nearly double switching transitions of the carrier disposition 
techniques, which is half of the PS-MSPWM method. To compare these techniques, the 
APOD, H and PS methods are normalised with respect to the mf so that they generate the 
same number of total switching transitions. Table 3.5 lists these values for comparison. 
A 
Here, h is the order of the harmonic; VAM is the peak value Of VAB at the h-th harmonic 
frequency. The modulating frequencyfi, is 50 Hz. 
Table 3.5: Comparisons of the APOD, H-MSPWM and PS-MSPWM techniques at 
ml=0.95, Vd,; =12 kV, f,, =50 Hz 
Method APOD H-MSPWM PS-MSPWM 
Mf 24 12 6 
THD, 25.67 38.04 92.62 
h ýABh (W) h 
ý, 
Oh (kv) h 
PABh 
(kv) 
1 9.82 1 9.85 1 8.32 
17 0.82 5 0.93 2 0.49 
19 1.18 7 0.76 4 0.75 
23 0.94 11 1.27 5 3.09 
25 0.95 13 1.19 7 1.65 
29 1.17 17 0.72 19 2.78 
37 0.44 19 1.09 23 3.42 
From Table 3.5, it is indicated that the H-MSPWM and the PS-MSPWM method are 
indeed not suitable for the NPC converter. To understand the carrier disposition 
techniques further, Table 3.6 to 3.8 list the impacts of PD, POD and APOD methods on the 
harmonic performance and the switching losses of the three-phase five-level NPC at 
Vd, ý=12 W, m,, =0.95 with variable mf. 
It can be concluded that the PD technique is the best control method for the NPC 
topology among the other techniques mentioned above in terms of the THD of the VAB and 
switching losses. The POD technique is in turn slightly better than the APOD method. This 
is because with the PD method, the significant harmonic energy is concentrated at the 
carrier frequencyf,, but since it is a co-phasal component, it does not appear in the line-to- 
line voltage. (In the three-phase converters, only the harmonics in the line-to-line voltages 
are of concem). 
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Table 3.6: Summary of results for a three-phase five-level NPC with PD 
at m,, =0.95, Vd,; =12 kV, f, =50 Hz 
Mf 1 15 21 31 45 61 
THD, 15.89 16.9 15.75 15.56 14.41 13.18 
ýABI 
(kV) 10.27 9.85 9.84 9.79 9.83 9.83 
N, 1 2 10 14 20 28 40 
Ns2 2 4 6 10 14 20 
Ns3 2 4 6 10 14 20 
Ns4 2 10 14 20 28 40 
Nt,, t,, l 8 28 40 60 84 120 
Table 3.7: Summary of results for a three-phase five-level NPC with POD 
at m. =0.95, Vd,; =12 kV, f,, =50 Hz 
Mf 1 15 21 31 45 61 
THD, (%) 21.05 25.89 25.30 25.29 24.42 24.07 
(W) 10.10 9.83 9.84 9.82 9.83 9.80 
IV, 1 2 10 14 20 28 40 
JVs2 2 4 6 10 14 20 
IVs3 2 6 8 12 16 22 
IVA 2 10 14 20 30 38 
'Vt, l. i 8 30 42 62 88 120 
Table 3.8: Summary of results for a three-phase five-level NPC with APOD 
at m,, =0.95, Vde=12 kV, f,, =50 Hz 
Mf 1 15 21 31 45 61 
THD, (%) 24.32 26.88 26.58 26.28 25.65 25.54 
ýABI 
(W) 10.10 9.83 9.84 9.82 9.83 9.80 
N, 1 2 10 14 20 28 40 
Ns2 2 6 8 12 16 20 
Ns3 2 4 6 10 14 20 
NA 2 10 14 20 30 38 
Nwa 8 30 42 62 88 118 
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3.4 Fundamental Frequency SPWM Technique 
Naturally, the aim of minimising the switching losses leads to the idea of using the 
fundamental frequency technique where the switch only turns on and off once per cycle. 
The simplest method named FF-SPWM is based on the PD method with mj=l. If this 
method is applied to the traditional two-level converter, it will introduce low frequency 
harmonics, thus making it unsuitable for the two-level converter. It is interesting to find out 
though if this method can be used in a multilevel converter. 
To investigate the performance of the FF-SPWM method when applied to the 
multilevel converter, simulations have been carried out to examine the FF-SPWM control 
method to understand what effect this method will have on the NPC multilevel converter. 
The results are presented in Fig. 3.12 (for a three-level converter), Fig. 3.13 (for a five- 
level converter), and Fig. 3.14 (for a seven-level converter) respectively. 
This strategy makes the converter operate with the lowest possible switching losses. 
Moreover, comparing with other fundamental switched modulation methods, this method 
can establish the linear output/input relationship. 
Three-Level 
1.2 
". j 
1.0 1: 1 nia=0.2 
V- N ma=0.4 0 8 . 0 ma=0 6 V [ . AB P-U-1 0.6 0 ma=0.8 ý, O 
0 4 N =7=1.0 . 
0.2 
rm-1 0 0.0 . 
1 ma=0.6 3 57 Ma 
ma=0.2 9 11 13 5 17 19 21 h 
Fig. 3.12: Harmonic spectrum with different m,, for a three-level NPC using FF-SPWM. 
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Five-Level 
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0.0 ma=1.0 
m a=0 6 3 . 
ma=0.2 
Ma 579 11 13 15 17 19 21 h 
Fig. 3.13: Harmonic spectrum with different m,, for a five-level NPC using FF-SPWM. 
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0 ma=--0.6 
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ma 
0.0 
ma=0.6 3579 
11 13 15 17 19 21 
ma--0.2 
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Fig. 3.14: Harmonic spectrum with different m,, for a seven-level NPC using FF-SPWM. 
It is clear from Figs. 3.12 to Fig. 3.14 that the amplitude of the fundamental frequency 
component of the output voltage VAB varies linearly with m,, (provided m,,: 51). This is the 
advantageous feature of the FF-SPWM method besides minimising switching losses. 
However, it can also be seen that the FF-SPWM method is not suitable for low m,, and low 
number of levels. For example, when it is applied to the three-level converter, with m, =o. 4, 
the line-to-line voltages include parts of the line-neutral components, thus not being able to 
cancel the triplen harmonics and this is considered a drawback. However, for the higher 
level and the higher m,,, no such a problem exists. Therefore this method only suits higher 
multilevel converters at high m,,. 
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3.5 Comparison of the FF-SPWM and High Frequency 
MSPWM Techniques 
Different levels of NPC converters, namely, three-level, five-level, and seven-level with 
the PD method have been studied. For each NPC converter, with different levels, the 
following work is reported: 
" The performance of the NPC inverter when the amplitude modulation ratio m" remains 
unchanged and the frequency modulation ratio mf changes. 
" The performance of the inverter when the frequency modulation ratio mf is unchanged, 
and the amplitude modulation ratio m,, changes. 
" The linear behaviour of the output voltage with FF-SPWM method (when mj=l) when 
m. is changed in the range of 0.6-1.4. 
Here, in order to compare the effects of the high frequency MSPWM and FF-SPWM, both 
based on the PD method, on the harmonic performance and switching losses respectively, 
two ratios a and b are defined as follows: 
THD, (3-47) 
THD, (. f. 1) 
b=_N,, tal (3-48) 
Nt, 
tal(mf -1) 
Table 3.9 and Table 3.10 summarise the simulation results for a three-phase five-level 
NPC and a three-phase seven-level NPC converter at m,, =0.95. 
Table 3.9: Summary of results for the three-phase five-level NPC converter with the PD 
method at m,, =0.95, Vd, =12 kV, f, =50 Hz 
Mf 1 15 21 31 45 61 
THD, (%) 15.89 16.9 15.75 15.56 14.41 13.18 
p 
ABI (kV) 10.27 9.85 9.84 9.79 9.83 9.83 
N, 1 2 10 14 20 28 40 
Ns2 2 4 6 10 14 20 
NA 2 4 6 10 14 20 
Ns4 2 10 14 20 28 40 
Nt,,,, l 8 28 40 60 84 120 
a 1 1.06 0.99 0.98 0.91 0.83 
b 1 3.5 5 7.5 10.5 15 
60 
Table 3.10: Summary of results for the three-phase seven-level NPC converter with the PD 
method at m, =0.95, Vd, =18 kV, f,, =50 Hz 
Mf 1 -15 21 31 45 61 
THD, (%) 13.32 10.13 10.66 10.40 9.83 8.95 
(W) 14.95 14.77 14.76 14.69 14.72 14.75 
N, 1 2 8 10 16 22 30 
Ns2 2 4 6 8 12 16 
Ns3 2 2 4 6 10 12 
NA 2 2 4 6 10 12 
N, 5 2 4 6 8 12 16 
Ns6 2 8 10 16 22 30 
Nlotal 12 28 40 60 88 116 
a 1 0.76 0.80 0.78 0.74 0.67 
b 1 2.3 3.3 5 7.3 9.7 
Fig. 3.15 and Fig. 3.16 compare results for the ratios a and b using the conditions stated in 
Table 3.9 and Table 3.10. It should be mentioned that in both figures, 1 stands for mf being 
1,2 for mf being 15,3 for mf being 21,4 for mf being 31,5 for mf being 45,6 for mf being 
61. 
Five-Level 
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14 
12 
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23 For a 4 
Mf 
Fig. 3.15: The comparison of the effects of the high frequency MSPWM and FF-SPWM on 
the harmonic performance and switching losses for the five-level NPC converter at 
m,, =0.95, Vdý=12 kV, f,, =50 Hz. 
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Seven-Level 
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Fig. 3.16: The comparison of the effects of the high frequency MSPWM and FF-SPWM on 
the harmonic performance and switching losses for the seven-level NPC converter at 
m,, =0.95, Vd, =l 8 kV, f,, =50 Hz. 
Fig. 3.17 and Fig. 3.18 depict the THD of the line-to-line voltage against m,, at different mf 
for a five-level and a seven-level NPC converter respectively. Fig. 3.19 shows VABI with 
respect to m,, for a five-level and a seven-level NPC converter individually under the FF- 
A 
SPWM control scheme to investigate the linearity. Here, 
PABI IP'U'l is the normalisedVABI 
A 
which equals the ratioof VABI to . 
13-Vd, 12. Table 3.11 lists the comparison of the THD, 
and the Nl,, t,, l for different voltage levels of the NPC converter at m,, =0.95. 
30 
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Ma 
Fig. 3.17: THD, of the five-level NPC converter against m,, for the different mf. 
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Fig. 3.18: THD, of the seven-level NPC converter against ma for the different mf. 
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Fig. 3.19: PABIwith respect to m, for the five-level and seven-level NPC converters 
respectively, with the FF-SPWM method. 
Table 3.11: Comparison of the THD, and the Ni, t,,, for different voltage levels of the NPC 
converter at m, =o. 95, f, =50 Hz 
Mf Three-level Five-level Seven-level 
1 4 8 12 
15 28 28 28 
45 Nt,,,, l 88 84 88 
1 THD, 27.7 15.9 13.3 
15 THD, 35.8 16.9 10.1 
45 THDv 32.2 14.4 9.8 
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V. v V. ý ... 
It can be seen from Table 3.9, Table 3.10, Fig. 3.15 and Fig. 3.16 that as mf increases, the 
harmonic content of the line-to-line output voltage decreases only slightly, but the 
switching losses increase much more. Fig. 3.17 and Fig. 3.18 show that THD, decreases 
with the increasing number of levels, but for a fixed m,, there is no significant effect of 
different mf on the THD,. Fig. 3.19 shows that the NPC converter has linearity under the 
FF-SPWM control method in the limited m, range. It can be seen from Table 3.11 that the 
switching losses are related to mf instead of the number of levels. 
3.6 Discussion 
Switching loss is the power dissipation during turn-on and turn-off switching transitions, 
which varies in proportion to switching frequency and switching times. In the high 
frequency PWM, switching loss can be substantial and must be considered in the 
converter's thermal design. It is a big drawback that results in a series of problems such as 
increasing the cost of the converter and decreasing its efficiency especially in high voltage 
and high power applications. The higher the power being processed, the more severe the 
effect of the switching loss becomes. Therefore, reducing the switching frequency and 
associated losses of multilevel PWM converters and systems is a very important design 
task. 
Multi-carrier based PWM techniques have been investigated to find out a suitable 
control method that could minimise not only the harmonic content but also the switching 
losses. In terms of simulation results, the PD method is superior to the other two CD- 
MSPWM methods since it provides the lowest harmonic distortion for the line-to-line 
voltage and has almost equal number of total switching transitions as others. This is due to 
the fact that the PD method places significant harmonic energy into a carrier component 
for each phase leg, and relies on common mode cancellation between the inverter phase 
legs to eliminate this carrier energy from the line-to-line output voltage. Consequently, the 
harmonic sidebands (which are not fully cancelled between the phases) have less energy. 
This explains the improved performance of the PD strategy compared to the APOD 
strategy. The POD strategy is in turn better than the APOD. 
For the PD implementation, the top switch of a leg is operated more often than the 
intermediate switch due to the different duration of time that the reference waveform exists 
in the different bands. With this method, N,,, is dependent on m,, and the switch stresses are 
not equal. In order to balance the number of switching actions evenly on all switches the 
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carrier frequency of each band may be varied based on the time duration that the reference 
waveforrn remains in the band [82]. 
The number of total switching transitions is used to represent the potential switching 
loss. It is a function of m,,, mf and 9. It is obvious that it is related to m,, because some 
levels will go unused at lower m,, (for instance, m, <0.5 in a five-level converter with the 
PD method). However, it is essentially related to mf, independently of the voltage levels of 
the NPC converter. In other words, increasing the number of voltage levels of NPC 
converter does not increase the switching losses except for improving the harmonic 
performance when mf is fixed (here, mf #1). This is summarised in Table 3.11. By choosing 
a phase displacement angle (p that minimises the number of active device switching for a 
particular m,, and mf, switching losses can be reduced by as much as 35% [40], which 
increase the efficiency of the inverter considerably. 
In the higher multilevel NPC inverters, the FF-SPWM control method is feasible and 
promising. Compared with the CD-MSPWM methods, the FF-SPWM method has many 
advantages. It can overcome the most significant disadvantage of the NPC topology when 
the CD-MSPWM methods (m, 41) are employed, that is, the non-equal switching frequency 
of the various semiconductors depending upon the amplitude modulation ratio m,, and their 
location with respect to the DC rail. By doing that, it equalises the switching frequency and 
potentially stresses all semiconductors with the same thermal load. It is confirmed that the 
FF-SPWM method behaves in a linear fashion in the range of m, ': 51. Thus, it can be used at 
higher-level systems. The alternative CD-MSPWM methods produce higher switching 
losses and do not necessarily result in much better harmonic performance and the 
techniques are not necessarily more advantageous than the simple fundamental frequency 
control method at higher-level converters. 
However, it must be noted that FF-SPWM has quite a low THD which suggests a good 
current waveform only apply to the high m,, and high number of levels. This feature 
probably makes the FF-SPWM suitable for sinusoidal rectification, but excludes it to be 
used in motor drive applications. In such cases, the output must be capable of a wide 
frequency operating range (down to fractions of a Hertz), due to the voltage/frequency 
relationship of the machine, the low frequency is combined with low amplitude, which is 
the worst operating condition for the fundamental switching, and this leads to large 
distortions in the current waveform. 
65 
3.7 Conclusions 
A three-phase three-level NPC converter can be modelled as a set of voltage controlled 
voltage sources in the AC side and current controlled current sources on the DC side at the 
fundamental frequency. No matter what kind of sources, all these controlled sources are 
related to switching functions. In theory, the mean neutral point current over a modulation 
cycle is zero and the neutral-point potential remains constant under normal operation (e. g., 
ideal circuit, balanced switching pattern and balanced load etc. ). 
CD-MSPWM strategies are widely used in NPC converters. Among them, the PD 
method is the best control method as it generates almost an equal total number of switching 
transitions compared with the other two methods, that is, the APOD and POD methods. 
Meanwhile, it produces the lowest total harmonic distortion of the line-to-line output 
voltage. The number of the total switching transitions representing the switching losses is 
related to the amplitude modulation ratio m,, and the frequency modulation ratio mf as well 
as the displacement angle (p. When m,, and 9 are fixed, it is determined by mf, 
independently of the number of converters levels. In the higher multilevel NPC inverters, 
the FF-SPWM control method is feasible and promising. 
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Chapter 4: Flying Capacitor Converter 
4.1 Introduction 
The FC converter is analysed in detail in this chapter. Firstly, the principles of operation of 
the converter are described in Section 4.2. Secondly, the mathematical modelling of the 
converter is presented in Section 4.3. Issues such as average currents through the flying 
capacitors, the variation of the voltage and the self-balancing property of the capacitor's 
voltage are described with the help of mathematical equations. Thirdly, in Section 4.4, four 
kinds of multi-carrier based PWM techniques are presented and investigated when applied 
to the five-level FC converter. The focus of this work is on the effect of each PWM 
technique on the performance of the converter. The criteria here include the switch duty 
cycle, switching losses of the converter, self-balancing property for flying capacitor's 
voltage, and harmonic spectrum of the output line-to-line voltage. Then, simulation results 
based on the performance of the five-level FC converter under different PWM techniques 
are given in Section 4.5, followed by conclusions in Section 4.6. 
4.2 Principles of Operation of the Flying Capacitor Converter 
A typical phase-leg of a five-level FC converter configuration is shown in Fig. 4.1. In this 
circuit, two DC bus capacitors Cd are used to provide the neutral point for connection with 
one terminal of the load in order to make the output phase voltage V40 vary between 
±VdA. Cl, C2 and C3 are termed flying capacitors because they float with respect to the 
DC rail (hence the term flying). They are used to provide the multilevel voltage ability to 
the converter. Before the FC converter is put into normal operation, the flying capacitors 
Cl, C2 and C3 have to be charged to 3 Vd, 14, Vd, ý% Vd, 14, respectively. As a consequence, 
the voltage stress across any switch in this circuit equals Vd, 14. Eight switches are grouped 
into four complementary pairs: (S,,,, SaA, (Sal SAP (Sal S,, 6) and (Sa4, Sa5) respectively. 
Complementary switch pair means one being on while another being off, and vice versa. 
Considering that there exist complementary switch pairs in each leg, only the main upper 
four switches are given in all figures and tables in this chapter. 
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+ 
Vdi 
Load 
Due to the structure of this circuit, five different voltage levels at each phase with respect 
to the neutral-point can be synthesised as follows: 
(1) Voltage + Vd, 12: 
Switching state: 1111; 
(2) Voltage +Vd, 14: 
a) Switching state: 1110; 
b) Switching state: 110 1; 
c) Switching state: 10 11; 
d) Switching state: 0 111; 
dc VAO 
V- 
VC3 
2 
dc VA 
v- 
VC2 + VC3 
2 
dc VAO =v- VCI + VC2 
2 
VAO = VCI 
Vdc 
2 
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Fig. 4.1: A typical five-level FC converter leg. 
(3) Voltage 0: 
v 
a) Switching state: 1100; VAO = de VC2 
2 
v b) Switching state: 1010; VAO = 
dc VCI + VC2 
2 
c) Switching state: 0 110; VAO ý- VCI VC3 - 
Vdc 
2 
d) Switching state: 100 1; VAO = 
d, 
V- 
VCI + VC3 
2 
e) Switching state: 0101; VAO = VCI - VC2 + VC3 
f) Switching state: 0011; VAO = VC2 - 
Vdc 
2 
(4) Voltage - Vd, 14: 
Vdc 
V a) Switching state: 1000; VAO =2 C1 
b) Switching state: 0100; VAO = VCI VC2 - 
Vdc 
2 
c) Switching state: 0010; VAOý-VC2-VC3- 
Vdc 
2 
d) Switching state: 0001; VAO = VC3 
Vdc 
2 
(5) Voltage - Vd, 12: 
Switching state: 0000; 
Here, the switching state 1111 refers to all the upper four switches S"lSa2Sa3Sa4 being on, 
while switching state 1110 indicates that S,, ISa2Sa3 are on and Sa4 is Off Its definition refers 
to Table 4.1. Fig. 4.2 shows the current paths for some switching states which produce the 
same output voltage +Vd, 14 at i, >O. In the whole thesis, the current flowing from the DC 
side to the AC side is taken to be positive. Fig. 4.2 (a) displays the current path at 1110 
switching state; (b) at 1101; (c) at 1011; and (d) at 0111. As with the negative load 
current, the path through which it flows is the same as that of positive load current except 
for opposite flowing direction. 
It can be seen from Fig. 4.1 and Fig. 4.2 that for a given voltage level there are several 
switching states (also referred to as switching redundancy) that give the same output 
voltage, but have different effect with respect to the charging and discharging of the flying 
capacitors. Table 4.1 lists all the possible switch states of a five-level FC converter, the 
phase output voltage level and the charging and discharging modes of each flying 
capacitor. The load is assumed to be inductive and the current is positive. 
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Fig. 4.2: Current paths in the five-level FC converter at vAO= +Vd, 14, i,, >O. (a)Currentpath 
at switching state II 10. (b) Current path at 110 1. (c) Current path at 10 11. (d) Current 
path at 0111. 
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Table 4.1: Five-level FC converter phase voltage levels, switch states, and the 
charging/discharging modes of flying capacitors (i, >O) 
VA 0 Switch State Capacitor Charging Mode 
Sal Sa2 SO Sa4 Symbol C1 C2 C3 
Vdc12 1 1 1 1 4 N N N 
Vd, 14 1 1 1 0 34 N N + 
1 1 0 1 33 N + 
1 1 32 + N 
1 1 31 N N 
0 1 1 0 0 
I 
26 N + N 
1 0 1 0 25 + + 
0 1 1 0 24 N + 
1 0 0 1 23 + N 
0 1 0 1 22 + 
0 0 1 1 21 N N 
Vd, 14 1 0 0 0 14 + N N 
0 1 0 0 13 + N 
0 0 1 0 12 N + 
0 0 0 1 1 N N 
I- Vd, 12 I 6- PO 0 .0 .0 .0 N N 
In Table 4.1,1 stands for switching on, 0 stands for switching off, sip of + refers to 
charging mode, sign of - means discharging mode and the label N is for no charging or 
discharging. When compared with the NPC topology, the FC converter has more switching 
combinations for a given voltage level. It can be seen from Table 4.1 that the five-level FC 
converter has 16 switching states for the upper four switches. Among them, four switching 
states represent the same phase voltage of Vd, 14, six switching states for 0, and four for - 
Vd, 14. This switching redundancy can be used to balance different voltage levels. For 
example, when the load current is positive, the switching state 34 charges the flying 
capacitor C3, while the switching state 11 discharges the flying capacitor C3. If the on time 
of all the complementary switching states is the same in the period, the amount of change 
in the capacitor voltage can be controlled to a zero average, thus solving the voltage 
unbalance problem of FC converter. This is the main advantage of the FC topology. 
However, a large number of storage capacitors are required for this topology, causing 
packaging problems, increasing its size. This is a disadvantage of the FC converter. 
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4.3 Modelling of the Flying Capacitor Converter 
Fig. 4.3 shows an equivalent circuit of the (p+l) level FC topology leg which is composed 
of p pairs of switches and (p-1) capacitors. Here, the load side is represented by a current 
source I and the DC side is represented by a voltage source E. The switches are arranged in 
pairs (Al,, Bk). In this kind of multilevel converter, the flying capacitor's voltage is set to: 
Vck 
=k-E 
p 
where, k--1,2, ... p, and Vcp=E. 
(9'psop)(9'k+1P45k+d Plktokffllk-10ý1)k-d (91,1 01 
Ap Ak+l Ak Ak-I A, 
VC(p- 
1) VC, 
Vcj, vc(k-1) v 
c 
Bp Bk+l Bk Bk-l B, 
Fig. 4.3: Equivalent circuit of the (p+l) level FC topology. 
(4-1) 
4.3.1 Average Current through the Floating Capacitor 
The instantaneous current in each switch is equal to the current in the current source when 
the switch is conducting and zero when the switch is blocking. So, if the current source can 
be taken as constant over a switching period, the average current in a switch is given by: 
Ikavg = 91 k *1 (4-2) 
97k is the duty cycle of switch k. This implies that the average current in each flying 
capacitor is: 
ICkavg ý- (91 k +1 - 
91 
k)*1 
(4-3) 
Obviously, as long as the duty cycles are equal, the DC component has no influence on the 
capacitors' voltages. Consequently, imposing equal duty cycles to all cells is sufficient to 
cancel the average current in these capacitors and keep their voltages constant. 
4.3.2 Variation of the Flying Capacitor's Voltage 
Since the safe operation of a multilevel converter may depend on the voltage distribution, 
it is very important to check the stability of this voltage distribution, i. e., determine 
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whether the system is capable of compensating for small (or even large) perturbations 
around the balanced point of operation. For this reason, the following model based on 
harmonics is made [20]. First of all, the following assumptions are made for the modelling 
presented in this section: 
The switches are ideal implying that the on-state voltage, off-state current, delays, 
switching times and dead-times are all considered to be zero. 
The floating capacitors are designed to limit the variations of the voltage applied to 
each commutation cell; in the first part of the calculation, these voltages are taken as 
being constant over a switching period. In the same way, the variations of voltage 
source are supposed to be slow compared with the switching period. 
* The load has a time constant which is less than the switching period so that at each 
switching period, the load current is assumed to be constant. 
The phase voltage VAjv is the sum of the voltages across the switches of the lower branch. 
Since the voltage across the k-th switch is zero when conducting and Vck - Vc(k-, ) when 
blocking (true for k--I, 2,... p with VCO=E, Vcp=E), VA"N , the n-th 
harmonic Of VAN iS: 
Vn2 J-n-ok 
AN sin(n -; r -91k 
(vCk - VC(k-1) e (4-4) I 
k., n -; r 
Taking Gkn =-' -sin(n-; r'9W-e 
j-n-ok (4-5) 
n -; r 
Eq. (4-4) can be written in the matrix form 
VA", =2- 
[Gn 
- G2n ... 
G; 
-, - 
G; I- [Vc, 
... 
Vc(P-1) ý+2-G; -E (4-6) 
The load current can then be written as a function of the impedance at this frequency: 
V, 
(4-7) 
z 
This harmonic current generates a current through Ak that depends on duty cycle 97k and 
phase shift n- Ok- V' . The contribution of this current harmonic to the average current 
in 
the switch is: 
in 
1 O'k +9 1' cos(n -0+ dO (4-8) , k-m 'JI A=-- 
f' 
2z 0 k*r 
which yields 
IL' 
-sin(n.; r'9'k) 
(4-9) lAk ý -L - cos(n - 
ýk 
- 
n -; r 
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This quantity can be written as: 
I J-R-ok . in 
IAk 
= Re(- - sin(n'r - 
91k) 
- e- e n -; r 
I I. 
Which, according to G" defined by eq. (4-5), can be calculated by 
r. = Re(conj(Gk 1A")-P 
Since ICk (, A(k+l) - lAk VCjt Ck Ck 
4m 
Then, we have the following matrix formulation: 
VC1 C, 
Re 
L. 
ýrC(P-') 
J CP-l 
coni(G2" -GI") 
in 
conj(G; - G; - pp 
In addition, from eq. (4-6), eq. (4-7), and eq. (4-13), we have: 
n conj(Gk' -G; ) 
[JýCk] 
-,, ý 2 -Re +1 kI -q- - 
Gkn-Gk"+, 
- 
D. [Vck]+G', "-E Ck zn 
(4-10) 
(4-11) 
(4-12) 
(4-13) 
(4-14) 
Since X and E are real, this equation can be written in standard form ±=A-X+B-E with 
A=2. Re conj(G; Gk" Ck k+ Gk-G" Zn k+l 
nn B=2-Re conj(Gk+l - 
Gk' Gn Ck zn p 
(4-15) 
(4-16) 
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4.3.3 Calculation of the Model Taking into Account the First h Harmonics 
Taking several harmonics into account, eq. (4-14) becomes: 
h [Jýck]=Z2-Re 
c. conj(Gk.,, - G; ) 
n-I k 
I 
-q- - Gk. - G", - -D' 
[Vck]+G, -E zn 
k+ p 
4.3.4 Self-Balancing Property of the Flying Capacitor's Voltage 
With this model it is very easy to determine the steady-state voltages 
,ý= 0'=> Xp = -A(91)-' * B(91) -E 
(4-17) 
(4-18) 
So, the model can be readily used to demonstrate the natural balancing property (with 
equal duty cycles, the only stable point is Vck =k- 
Yr ). With this model, it can be seen 
that the transient behaviour of FC converter depends on the current harmonics and their 
phase shift with the different control signals. 
4.4 Multi-Carrier Based PWM Techniques 
Carrier PWM strategies can be further grouped into categories as follows [85]: 
* CD-MSPWM methods, where the reference waveform is sampled through a number of 
carrier waveforms displaced by contiguous increments of the reference wavefon-n 
amplitude. 
* PS-MSPWM method, where multiple carriers are phase shifted accordingly. 
o Third harmonic injection PWM, also called Switching Frequency Optimal PWM 
control (SFO-PWM). 
eA new carrier-based SPWM method, which can be considered as a combination of the 
CD-MSPWM and PS-MSPWM methods to some extent, but it is different from the H- 
MSPWM method mentioned in Section 3.3.3. 
CD-MSPWM and PS-MSPWM techniques have been mentioned briefly as control 
methods applied to the NPC converters. In this Section, the above four carrier-based PWM 
techniques will be described in detail as control methods applied to the FC converters. 
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4.4.1 PS-MSPWM Technique 
This concept was first proposed in [861 for an application of paralleling identical inverters 
to form a large Uninterruptible Power Supply (UPS). Basically, there are four regions in 
terms of the value of the reference waveform in the PS-MSPWM method. Fig. 4.4 shows 
the control switching signals G1, G2, G3 and G4 for the main switches S"I to S,, 4 from top to 
bottom respectively in the different regions to explain capacitor voltage balance. Table 4.2 
(a)-(d) gives the corresponding switching sequences and also the flying capacitor's 
charging and discharging modes for Fig. 4.4 (a)-4.4(d) respectively. 
--U-Gi 
G3 
G4 
0.5 1 1.5 2 
Tm-ü (rns) 
G2 
G3 
L--j--l--F-G4 
0 0.5 1 1.5 2 
Tu= (rrs) 
(a) (b) 
-L-F-1-1-Gi 
G2 
F-L 
G3 
.............................. ........ 
_J- 
I G4 
0 0.5 1 1.5 2 
TIM (MS) 
Gi 
G2 
G3 
4 
0 0.5 1 1.5 2 
Tim (nis) 
(C) (d) 
Fig. 4A Gate signals under the PS-MSPWM method atf, =lkHz. (a) Gate signals at 0.5 
p. u. < V,, f <1.0 p. u. (b) Gate signals at 0< V,,, f <0.5 p. u. (c) Gate signals at -0.5 p. u. < V,,, f <0 
p. u. (d) Gate signals at -1.0 p. u. < V,, f <-0.5 p. u. 
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Ta le 4.2 (a): Switch states and ying capaci ors' modes corresponding to Fig. 4.4 
Modulation Sequence S,,, Sa2 SO Sa4 Flying Capacitor (i,, >O) 
1 1 0 1 C2 charging, C3 discharging 
1 1 
1 0 C3 charging 
0 1 1 1 C1 discharging 
1 1 1 1 
1 0 1 1 C1 charging, C2discharging 
1 
11 11 
1 
a) 
le 4.2 (b): Switch states and ying capaci ors' m odes corresponding to Fig. 4.4 
Modulatio Sequence Sl Sa2 SO Sa4 Flying Capacitor (i,, >O) 
1 1 0 1 C2 charging, C3 discharging 
1 1 0 0 C2 charging 
1 1 1 0 C3 charging 
0 1 1 0 C3 charging, Cl discharging 
0 1 1 1 Cl discharging 
0 0 1 1 C2 discharging 
1 0 1 1 Cl charging, C2 discharging 
1 0 Cl charging, C3 discharging 
Ta 
To 
Ta 
b) 
le 4.2 (c): Switch states and ving capaci ors' m odes corresponding to Fig. 4.4 
Modulation Sequence S,,, Sa2 SO Sa4 Flying Capacitor (iý>O) 
1 0 0 0 CI charging 
1 1 0 0 C2 charging 
0 1 0 0 C2 charging, CI discharging 
0 1 1 0 C3 charging, Cl discharging 
01 0 1 0 C3 charging, C2 discharging 
0 0 1 1 C2 discharging 
0 0 0 C3 discharging 
1 0 0 1 Cl charging, C3 discharging 
le 4.2 (d): Switch states and ying capaci ors' m odes corresponding to Fig. 4.4 
Modulation Sequence S,,, Sa2 SO Sa4 Flying Capacitor (i, >O) 
1 0 0 0 CI charging 
0 0 0 0 
0 1 0 0 C2 charging, Cl discharging 
0 0 0 0 
0 0 1 0 C3 charging, C2 discharging 
0 0 0 0 
0 0 0 1 C3 discharging 
v 0 0 0 10 11 
'c) 
d) 
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It can be seen that the PS-MSPWM scheme uses 14 switching states out of 16 switching 
states except for 25 and 22 (i. e., Sal&&Sa4ý0010) and (0101)). In one cycle of the carrier 
signal, all the flying capacitors' voltage will be kept balanced. If the value of the reference 
signal is constant within a carrier period, all the gate signals G, to G4 have the same 
waveforms only with the time shifted by T, 14. Here T, is the period of the carrier. All the 
flying capacitors have the same charging and discharging times to make their average 
voltages zero, therefore guaranteeing the flying capacitor voltage balance, at least 
theoretically. Moreover, it is obvious that all switches have the same switching frequency 
and duty cycle, thus having the same rms current and good switch utilisation. In order to 
evaluate switching losses, the number of switching transitions per leg per reference 
modulating cycle (i. e., line cycle) is used here. The total number of switching transitions 
per phase per line cycle for a five-level FC converter under the PS-MSPWM method is 
16mf. On the other hand, under this scheme, the resultant output voltage of this multilevel 
VSC has a very high output switching frequency, even if the switching frequency of the 
individual switches is not very high. As a consequence, the size of the output filter can be 
reduced. 
4.4.2 CD-MSPWM Techniques 
Fig. 4.5 shows the PD-MSPWM applied to a five-level FC converter. The number 0,1,2 3, 
4 refers to switching states. In fact, for any CD-MSPWM techniques, their switching 
states, output phase voltage and related flying capacitors' charging and discharging modes 
are the same as those shown in Table 4.3. 
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4 4 4 4 4 4 4 4 
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3 3 3 3 3 3 3 
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1 
V 
1 
0 0 0 0 0 0 0 0 
T 
Fig. 4.5: The PD-MSPWM method for a five-level FC converter. 
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Table 4.3: Switching states, output voltage levels and states of the flying capacitors of a 
five-level FC converter with the CD-MSPWM control methods 
(Assuming positive load current) 
l b S 
Switching States 
V"If VA 0 ym o Sal Sa2 SA Sa4 Flying Capacitor 
Vdc12 4 1 1 1 1 
0.5-1.0 p. u. Vd, 14 3 0 1 1 1 C1 discharging 
0 5 0 0 
Vd, 14 3 0 1 1 1 CI discharging 
p. u. - . . 0 2 0 0 1 1 C2 discharging 
0 2 0 0 1 1 C2 discharging 
-0.5- Op. u. - Vd, 14 1 0 0 0 1 0 discharging 
- Vd, 14 1 0 0 0 1 C3 discharging 
-1--0.5 p. u. - Vdc12 
0 0 0 10 0 
It can be seen from Table 4.3 and Figure 4.5 that when m,, is high (m,, >0.5), the magnitude 
of the switching frequency is ordered asfi,, ýsal ýfsw, &4 
ý"fsw, &2 -": -fswSa3- In case Of low Ma 
(e. g. m,, <0.5), it is ordered asf,,, ýSa -"": fswSa3 ý"fswSal -'ýfswSA -"": 0- In this case, S,, l and SA 
have no switching and Sa2 and SO have the same switching frequency as that of a three- 
level converter. Generally, the switching frequencies of switches in CD-MSPWM methods 
appear differently according to the number of voltage levels and m,,. 
The nns current of switch I&I is defined as: 
T T F12, IiS 
00 
ISai 
Sai 
(0- dt (4-19) 
Here, T,, is a period of the output waveform and is,, j(t) is the current of the switch expressed 
by: 
is. i (t) = Gi(t) - i. (t) (4-20) 
Here, Gi (t) is the gating signal normalized by I(on) or 0(ofo. i=1,2,3,4. i, (t) is the phase 
load current. It can be noticed that GI(t)A G2(t): ý G3(t): A G4(t). This makes the inner switch 
S. 4 maintain the longest on-duty ratio. Hence the rms current of the switches is always 
ordered as ISa4 ý> ISA ý> ISa2 > Isal even though the rms value varies according to the load 
and ma. Considering the two aspects collectively, this method makes SA have the largest 
loss in high ma and SO have the largest loss in low ma. 
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If the load power factor is varied for some reasons, it can make the current division 
problem of switches worse. Assuming that the gate signal of switch S,, l is the same as that 
shown in Fig. 4.6, the rms current of the switch decreases as the load power factor varies 
from (a) to (c). 
Fig. 4.6: Effect of the variations in load power factor on the rms current in the switch under 
the PD-MSPWM technique. 
So the switching frequency and the rms current of switches depend on the amplitude 
modulation ration m,, and the load power factor in the CD-MSPWM method, which has the 
worst switch utilisation. In addition, the CD-MSPWM methods cannot keep the voltage of 
the flying capacitors balanced due to the lack of switching redundancies, which can be 
seen from Table 4.3. But they bring about lower switching losses than those of the PS- 
MSPWM method. This is because the total number of switching transitions per phase per 
line cycle for a five-level FC converter under CD-MSPWM methods is 4mf, one fourth of 
that of the PS-MSPWM method. 
4.4.3 New Carrier-Based SPWM Technique 
A new carrier-based SPWM technique that combines the features of the CD-MSPWM 
methods with the PS-MSPWM method was proposed for cascaded multilevel converters to 
solve the poor switch utilisation using leg voltage redundancies [75]. Fig. 4.7 shows such 
these carriers. Fig. 4.7 (a) represents the new carrier SI for S,,,, 4.7 (b) S2 for Sa2,4-7(c) S3 
for SO, and 4.7(d) S4 for Sa4, respectively. Here, the thin dotted line is the reference- 
modulating wave (providing mf is high enough to regard V,., f as constant during the carrier 
period), the thin line is the gating pulse and the thick line is the new carrier. T, is the period 
of the triangular wave, T, 'is the period of the new carrier. 
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Fig. 4.7: Carriers waveforms with the new carrier-based SPWM scheme. 
(a) Carrier Sl (b) Carrier S2 (c) Carrier S3 (d) Carrier S4 
The carrier SI for the switch S,,, is achieved as follows: Firstly, in case of 0.5 p. u. < V"'f 
<1.0 p. u., the switch state varies with 4-31- 4-32-4-3 -4 1 3 -344, as shown in Fig. 4.7. (a). At 
this time the switch sequence for &I varies with Thus the switching for 
S,,, occurs only in the switch state of 4-31-4. Consequently, the carrier between 0.5 p. u. and 
1.0 p. u. can be obtained. Secondly, in case of O< V,, f <0.5 p. u., the switch state varies with 
31-21-32-23-33-26-34-24-31. Here, the switch sequence for &I varies with 1-0-0-0-1-1-1-1-1. 
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Thus the switching for S,,, occurs only in the switch state of 31-21 and 23-34- It remains 
turned-on in the 31,33,34,26,24 and turned-off in 21,32,23- Consequently, the carrier 
between 0 p. u. and 0.5 p. u. can be obtained. Thirdly, in case of -0.5 p. u. < V,, f <0p. u., the 
switch state varies with 21-11-23-14-26-13-24-12-21. At this time the switch sequence for S,, l 
varies with 1-0-0-0-0-0-1-1-1. Thus the switching for S,,, occurs only in the switch state of 
21-11 and 13-24- It remains on in the 21,249 12 and off in 11,239 14,269 13, Consequently, the 
carrier between -0.5 p. u. and 0 p. u. can be obtained. Fourthly, in case of -1.0 p. u. < V,,, f < 
-0.5 p. u., the switch state varies with 11-0-14-0-13-0-12-0-11. At this time the switch 
sequence for S,,, varies with 1-0-0-0-0-0-0-0-1. Thus the switching for S,,, occurs only in 
the switch state of I1 -0- 11. It remains off in the other states except for 11. Thus, the carrier 
between -1.0 p. u. and -0.5 p. u. can be obtained. Similarly, carriers for Sa29 SO and Sa4 are 
derived in Fig. 4.7 (b), (c) and (d) respectively. It can be observed that the new carriers of 
Fig. 4.7 (b), (c) and (d) are equal to carrier Sl shown in Fig. 4.7 (a) but shifted by 2Tp, 
4T, p and 6Tp respectively. Here, Tp is defined as the time interval between two successive 
peak values (positive and negative one) of the triangular signal. 
This new SPWM method has different carriers from those of the PS-MSPWM method, 
but it generates the same control switching signals as those shown in Fig. 4.4, thus having 
the same switching states and flying capacitor charging/discharging modes as those shown 
in Table 4.2. Like the PS-MSPWM method, this new SPWM method can solve the 
unbalance problem of flying capacitors using switching redundancies. It may be noted that 
the switches always turn on and off once during 4T, regardless of m. from the new carriers 
in Fig. 4.7. The gating pulses having the period of 4T, in the new method are distributed 
uniformly as shown in Fig. 4.8. Therefore, the rms currents of each switch have the same 
value if the load power factor varies from (a) to (c). 
Fig. 4.8: Effect of variations in the load power factor on the rms current in a switch under 
the new carrier-based SPWM technique. 
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The main advantage of this method is the optin-ýised utilisation of all the switches at both 
high and low modulation ratio m. even if the load power factor varies. 
In addition, the total number of switching transitions of the converter has no variation 
as compared with the CD-MSPWM methods, but the switching frequency for each switch 
becomes equal, unlike in the CD-MSPWM method. Because the total number of switching 
transitions per phase per line cycle for a five-level FC converter with this new SPWM 
method is l6mý, i. e., 4mf , the same as that of the CD-MSPWM techniques, one fourth of 
that of the PS-MSPWM method. Provided mf'is defined as: 
T. 
(4-21) 
T., 
Mf 
T. 
(4-22) 
T. 
Sincc T, - 4T, (4-23) 
so mI 
Mf (4-24) f4 
4.4.4 Switching Frequency Optimal PIKII Technique (SFO-PIVM) 
Normally, the SPWM technique requires the pcak-phase voltage must be less than half the 
DC bus voltage in ordcr to avoid saturation [87]. 
P'.: 5 
Vd, 
for SPWM (4-25) 
2 
wherc P40 = -F2VO, the pcak-phasc voltagc. 
Equation (4-25) dcrincs a limit on the value of PAO for which the PWM remains out of 
saturation. Increasing the phase voltage beyond that defined by (4-25) causes the SPWM to 
cntcr the pulsc-dropping region of operation. Besides being nonlinear, the gain of the 
SPWM amplificr reduces sharply in this region, resulting in distortion of the output 
current. 
To extend the SPWM linear range, Steinke [19] proposed a carricr-bascd method 
termed SFO-PWNI which was similar to Carrara's except that a zero-scquence (triplen 
harmonic) voltage is added to each one of the reference wavcforms. This method takes the 
instantaneous average of the maximum and minimum of the three reference voltages and 
subtracts this value from each of the individual reference voltage to obtain the modulation 
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waveform, i. e., 
Voffset -': 
max( VrefA 0 V, -ejD I 
VefC ) +min( VrefA I V,, fB, Vrejr (4-26) 
2 
VrefA, SFO ý* VAO - Voffset (4-27) 
Vre 
offset (4-28) . M. SFO 
= VBO -v 
VrejC, SFO ý- VCO - Voffset (4-29) 
In the SFO-PWM technique, the equivalent peak-phase voltage is: 
Ao :: 
ý 
Ldc 
(4-30) 
. \f3- 
A comparison of (4-25) and (4-30) indicates that given a DC bus voltage Vd,, the peak- 
phase voltage ý, O for the SFO-PWM has a value 1.1547 (= 2/J) times larger than 
PO 
for the normal SPWM without entering the non-linear region. This method has the highest 
line-to-line voltage utilisation ratio that is the same as SV-PWM method. 
Fig. 4.9 illustrates the three modified reference waveforms at Ma=0-9 that include third 
harmonic and look like a saddle. It should be noted that the SFO-PWM technique can only 
be used for three-phase three-wire systems, and it enables the amplitude modulation ratio 
Ma to be increased by 15% before over modulation, or pulse dropping, occurs. If it is used 
in three-phase four wire systems, the output current waveform will look like a saddle rather 
than a sinusoidal. 
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Fig. 4.9: Reference waveforms with the SFO-PWM method (Ma=0-9)- 
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4.5 Simulation Results 
Simulations have been carried out for a three-phase five-level flying capacitor converter to 
compare the above four different control techniques. The parameters are as follows: 
Vd, =0.8 kV, f, =50 Hz, f, =l kflz, mj=20, m,, =0.9, Cl=C2=C3=1000 uF, Tp=125 [is (for 
New PWM method), Load resistance R=10 Q, inductance L=10 mH, the load is Y 
connected (star). 
Figs. 4.10 to Fig. 4.13 display the simulation results including the line-to-line output 
voltage VAB waveform, harmonic spectrum Of VAB,, load current i,, as well as the voltage 
waveforms of the flying capacitors for the PS-MSPWM, the new carrier-based SPWM, the 
CD-MSPWM and the Switching Frequency Optimal Phase-Shifted PWM (SFO-PS-PWM) 
technique respectively. The SFO-PS-PWM technique means that the carriers are phase- 
shifted and the modulating signal includes the third harmonic injection instead of a pure 
sinusoidal signal. Table 4.4 presents the THD for different m,, at a fixed mf. Here, VABI 
represents the VAB at the fundamental frequency. 
Table 4.4: Comparison of different control methods on the THD 
(mj=20, Vd, =800 V, fý=50 Hz) 
Method Ma 0.3 0.6 0.9 1.0 1.15 
PS-MSPWM THD of v. 4B 90.5 19.2 26.1 22.9 18.2 
ýABI (V) 196 401 611 678 739 
New SPWM THD of VAB (%) 91.3 21.0 28.2 23.0 18.3 
PABI (V) 195 403 609 680 739 
SFO-PS-PWM THD of VAB 97.4 22.9 32.1 27.8 16.0 
PABI M 197 398 609 678 778 
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Fig. 4.10: Simulation results with the PS-MSPWM method at Ma=O-9, mj=20, Vd, -=800 V, 
f, =50 Hz. (a) Line-to-line output voltage VAB waveform. (b) Harmonic spectrum of vAB. (c) 
Load current 4, waveform. (d) Waveforms of flying capacitor voltages. 
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Fig. 4.11: Simulation results with the New SPWM method at Ma=0-9, mj=20, Vdc=800 V, 
fý=50 Hz. (a) Line-to-line output voltage VAB waveform. (b) Harmonic spectrum of v,, B. (c) 
Load current ia waveform. (d) Waveforms of flying capacitor voltages. 
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Fig. 4.12: Simulation results with the CD-MSPWM method at m, =0.9, mj=20, Vd, -=800 V, 
f, =50 Hz. (a) Line-to-line output voltage VAB waveform. (b) Harmonic spectrum Of VAB. (C) 
Load current i,, waveform. (d) Waveforms of flying capacitor voltages. 
88 
(a) 
(b) 
(c) 
(d) 
40 
1 
0.5 
0 
-0.5 
-1 
0.7 
0.6 
45 so 55 60 
Tm-c (ms) 
0 20 40 60 80 100 120 140 160 180 200 
Harmonic Number h 
0.5 
0.4 
0.3 
10 
0.2 
0.1 
0 
40 45 50 55 
Time (ms) 
0.04 
0.02 
o 
-0.02 
-A AA 
0.8 
0.6 
0 > 0.4 
t. 
0.2 
60 
VC1 
0 
0 20 40 Ti= (ms) 60 80 100 
Fig. 4.13: Simulation results with the SFO-PS-PWM method at Ma=0-9, m)=20, fý=50 Hz, 
Vdc7=800 V. (a) Line-to-line output voltage VAB waveform. (b) Harmonic spectrum of vAB. 
(c) Load current ia waveform. (d) Waveforms of flying capacitor voltages. 
VC2 
VC3 
89 
It is clearly seen from these simulation results that the PS-MSPWM and the new carrier- 
based SPWM methods can keep the capacitor voltages reasonably balanced, while the CD- 
MSPWM technique does not have such a feature due to the lack of switching redundancy. 
Compared with the new SPWM method, the PS-MSPWM has better self-balancing 
property than the new SPWM method. By examining the harmonic spectrum of the line-to- 
line voltageVAB, the first large harmonic set is located in mf under the CD-MSPWM, in 4mf 
under either the PS-MSPWM or the new SPWM method. Though the PS-MSPWM has 
slightly different harmonic spectrum from the new SPWM method, their THD is very 
close, which can be seen from Table 4.4 and Fig. 4.10 and Fig. 4.11. Additionally, it can be 
seen from Table 4.4 that SFO-PWM technique increases the output linearity range from the 
normal 1.0 to 1.15 p. u. 
4.6 Conclusions 
Unlike NPC converters, FC converters have multiple switching patterns, therefore 
accommodating different control methods such as the PS-MSPWM, the new SPWM 
method and the CD-MSPWM method. However, CD-MSPWM methods cannot keep the 
voltage balancing of flying capacitors. It is impractical if no other control circuitry is added 
to solve the voltage- balancing problem. 
In contrast, the PS-MSPWM and the new SPWM methods both have self-balancing 
abilities due to their switching redundancy. They can make the conduction losses of the 
devices equal and have good switch utilisation. 
Comparing with the PS-MSPWM method, the new SPWM method has similar 
waveform of the line-to-line output voltage as that of the PS-MSPWM method and close 
THD content, except for the harmonic spectrum. The new SPWM technique places high 
harmonic energy at 4f,, while the PS-MSPWM does on the sidebands of 4f, Although the 
new SPWM does not provide better harmonic performance than the PS-MSPWM method 
with a little more complex implementation, it has the same switching losses as that of the 
CD-MSPWM technique, one quarter of that of the PS-MSPWM. Considering the 
switching losses reduction and the self-balancing property, the new SPWM method is a 
good choice to control the FC converters. 
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Chapter 5: Modified Phase Shifted SPWM 
Technique 
5.1 Introduction 
It is well known that the flying capacitor voltages must be carefully controlled for a 
number of reasons. Firstly, the quality of the output voltage waveforin will deteriorate and 
secondly, and more importantly, the blocking voltages imposed on certain devices may 
increase beyond the rated values. If a voltage unbalance occurs, the power devices cannot 
be guaranteed safe operation and the line-to-line output voltage will have high harmonic 
distortion. Therefore, the balancing of flying capacitor voltages is, quite important and 
dictates both the safe and efficient operation of the converter [91] [92]. 
This chapter presents a novel control strategy addressing the problem of capacitor 
voltage unbalancing in five-level multilevel FC converters. Since this new proposed 
closed-loop control method consists of the PS-MSPWM technique and a novel voltage 
balancing control algorithm, it is called a Modified Phase-Shifted SPWM (MPS-SPWM) 
technique. Firstly, the PS-MSPWM technique and its limitation are described in Section 
5.2. Secondly, the MPS-SPWM technique is proposed and its implementation procedure is 
described in detail in Section 5.3. Then simulation results are given to verify the feasibility 
of the proposed new method. The effect of this new control method on the performance of 
the converter is examined by comparison with the PS-MSPWM technique in Section 5.4. 
Finally conclusions are drawn in Section 5.5. 
5.2 PS-MSPWM Method's Features and Limitation 
The PS-MSPWM method is regarded as an effective control method for the multilevel FC 
converter since it has self-balancing property when applied to an ideal and symmetrical 
circuit. Compared with other PWM methods, it is easier to balance the capacitor voltage in 
a relatively short time. However, in practice, there are influences due to the non-ideal 
nature of the devices, such as unequal capacitor leakage currents, unequal delays in 
switching and asymmetrical charging of the capacitor during transients and disturbances. 
These effects contribute to the divergence of the capacitor voltages from their nominal 
values, resulting in some being either higher or lower t1han their steady-state values. Thus, 
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an external control loop, besides the PS-MSPWM method is required to balance the 
voltage of the capacitors. The integration of an external loop with self-balancing 
properties is an issue that needs to be further investigated [5 1 ). 
It can be seen from Fig. 4.4 that PS-MSPWM control scheme produces the 
symmetrical switching control signals which can maintain the capacitor voltage to a certain 
degree by applying the same time of the chargi ng and the discharging switching states. 
That is why the PS-MSPWM method with the self-balancing property was suggested and 
widely used for FC converters [20], [57]. 
However, despite the symmetrical control scheme, the voltage unbalance of the flying 
capacitor in practical implementations may be observed as shown in Fig. 5.3. This is 
mainly due to unequal parameters of the converter caused by different IGBT tolerances, 
different dvldt and different values of flying capacitors, etc. Therefore, a feedback loop is 
required to eliminate the accumulative error and make the capacitor voltages stabilize at 
the desired reference value. 
5.3 Modified PS SPWM Technique 
This section proposes a novel control strategy named the MPS-SPWM technique for the 
problem of capacitor voltage unbalancing in five-level flying capacitor multilevel 
converters. Specifically, the proposed closed-loop control method consists of the PS- 
MSPWM technique and a novel voltage balancing control algorithm that is different from 
the method presented in [58], which changes the duty cycle of the switching pattern. 
5.3.1 Building Block of the Voltage Balancing Controller 
Fig. 5.1 illustrates the building block of the controller used for voltage balancing. It 
consists of Proportional Integral (PI) controllers and a balancing control algorithm. This 
novel algorithm is addressed in this section. Here, the reference voltages j0j 11 
for V3V2 Výl 
the three flying capacitors in the five-level FC converter are V&14, Vdý2 and 3 Vd, 14 
respectively. The actual average values of Vc3, Vc2, VcI measured by the sensors are 
compared with their reference values and their respective errors fed into the PI controllers. 
The outputs of the PI controllers are multiplied with the sign of the output current i, to 
generate the adjusting time At3, At2, and At, for the flying capacitors C3, C2 and Cl. The 
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load current direction must be considered since it determines the capacitor charging and 
discharging modes for the same switching state. 
Ti-. 
Vf. 
TI' 
Vf, 
Výl 
Fig. S. 1: Building block of the voltage balancing controller for the single-phase five-level 
FC converter. 
The aims of the balancing control algorithm can be summarised as follows: 
Task I: Selecting the related switching states used for compensating the voltage 
perturbation for every flying capacitor in terms of different regions. 
Task 2: Calculating the adjusting time At for every selected switching state taking Ah, At2p 
At, into account. 
Task 3: Calculating the time interval for every selected switching state after adjustment. 
Task 4: Adjusting the time interval of selected switching state by subtractingdt. 
5.3.2 Implementation of the Voltage Balancing Control Algorithm 
Task 1 
As illustrated in Fig. 4.4, there are four regions in terms of the value of the modulating 
reference waveforin. For every region, different switching states are selected to 
compensate the capacitor voltage variation. Taking Fig. 4.4(a) as an example, there are 
many combinations such as the one that implies that VC3 is lower than its reference value 
while Vc2 and Vc, are balanced in a switching period. By examining the switching state in 
this region, 1101 discharges C3 and charges C2. We can reduce the time interval of this 
state by, 13/4 so that C3 discharge time is reduced by&3/4 which increases V. However, C3 
such an adjustment affects C2 since it makes it to charge for a shorter time. To compensate 
that, the 10 11 switching state can be shorten by dt3/4. It may be noted that adjustment of 
1011 leads to affecting Cl even though it compensates the influence of adjustment of 1101 
93 
on C2. Then, let us discuss what happens by changing the 0 111 switching state time by 
At314. By changing the switching state 110 1,10 11, and 0 111 by At314, we can make the 
lower VC3 increase without affecting VC2 and VC, values. Finally, to keep the duty cycle in 
a switching period unchanged; the switching state 1110 must be increased by Mt3/4. The 
adjusted waveforms are shown in Fig. 5.2. 
ý,, 
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Switching 
State 
I V4 1111 1 0111 1 1111 1 1011 1 1111 1 1101 1 1111 Illit 
before t3 41 Cl -II Cl +I I C2 +I 
10ý 
adjustment 
C2 - C3 - 
Switching 
State 11110 1 1111101111 1111 110111 1111 I 111011 11 11 1 11101 
after I1 -1 
11 I C3 + Cl II Cl +I 
C2 - I 
11 
I 
C2 +I 
C3 - 
1 
I C3 +1 
adjustment II I I I II 
Fig. 5.2: An expanded view of selected switching wavefonns after adjustment. 
Similarly, Vc2 and Vc, can be adjusted by selecting the appropriate switching states. When 
the modulating reference value is between 0.5 and 1.0 p. u., their adjustment procedure can 
be explained as follows: 
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If Vc3 is lower then: 
* Reduce the state I 10 1 length by At314 (i. e. C3 discharging time decreases, C2 charging 
time also decreases). 
o Reduce the state 10 11 length by At314 (i. e. C2 discharging time decreases, Cl charging 
time also decreases). 
9 Reduce the state 0111 length bydt3/4 (i. e. CI discharging time decreases). 
o Increase the state 1110 length by 3At314 (i. e. C3 charging time increases). 
If Vc2 is lower then: 
o Increase the state 1101 length bydt2/2 (i. e. C2 charging time increases, C3 discharging 
time also increases). 
o Increase the state 1110 length bydt2/2 (i. e. C3 charging time increases). 
* Reduce the state 1011 length by At2/2 (i. e. C2 discharging time decreases, CI charging 
time also decreases). 
* Reduce the state 0111 length by At2/2 (i. e. C1 discharging time decreases). 
If VC, is lower then: 
Increase the state 10 11 length by At, 14 (i. e. C1 charging time increases, C2 discharging 
time also increases). 
o Increase the state 110 1 length by Ati/4 (i. e. C2 charging time increases, C3 discharging 
time also increases). 
Increase the state 1110 length by At, 14 (i. e. C3 charging time increases). 
Reduce the state 0111 length by 3. dti/4 (i. e. C1 discharging time decreases). 
When the modulating reference value varies from -1.0 to 1.0 p. u., the adjustment 
procedure of some selected switching states is summarized in Table 5.1. The outputs of the 
PI controllers for different capacitors are At3, At2, At, respectively. Table 5.1 lists the 
allocation of At3, At2, Ati to the selected switching states. Such a proposed allocation 
strategy can guarantee the duty cycle of the output voltage in one switching period to 
remain unchanged so that it does not affect the overall system characteristics. In addition, 
this strategy controls each capacitor voltage without affecting the others. 
Task 2 
From Table 5.1, the adjusting time for every selected switching state taking all the flying 
capacitor's influence into account can be obtained and listed in Table 5.2. 
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Table 5.1: Adiustment of selected switchiniz states for individual cavacitors 
P. U. Switch ing States/Adjustin g Time 
0.5 1101 1011 0111 1110 1100 0011 
to C3 -At314 -, dt3/4 -, dt3/4 3, dt3/4 1.0 C2 dt2/2 -, dt2/2 -Adt2/*2 
At212 
Cl dtl/4 At, 14 -3At, 14 dtl/4 
0.0 
to 
C3 -&3/4 -At314 -, dt3/4 3, dt3/4 
0.5 C2 &2/2 -, dt2/2 
Cl At, 14 At, 14 -3, dt, /4 At, 14 
-0.5 0010 0100 1000 0001 0011 1100 
to C3 dt3/4 dt3/4 At314 -3At314 
0.0 C2 -, dt2/2 
dt2/2 
Cl 
-At, 14 -At, 14 3At, 14 -At, 14 
-1.0 C3 Adt3/4 dt3/4 At314 -3At314 
to C2 -At212 At212 At2/2 -At2/2 
-0.5 Cl -&1/4 dtl/4 
I 
-, dtl/4 
Table 5.2: The adjusting time of selected switching states as well as their time interval 
Reference 
Value (p. u. ) 
Switching 
States 
Adjust time dt Maximum 
width T,,,,, 
0.5 1101 -, dt3/4+, dt2/2+, dtl/4 (2-2. V,, f). T' to 
1.0 
1011 
-, dt3/4-At2/2+, dti/4 (2 -2-V,, f ) T' 
0111 -, dt3/4-, dt2/2-3, dt, /4 (2 - 2. V,,, f ) T' 
1110 3At3/4+, dt2/2+, dti/4 (2 - 2. V,, f ) T' 
0.0 1101 -, dt3l4+At, 14 2. V,, f - T' 
to 
0.5 
1011 -, dt3/4+, dtl/4 2-V,., f - T' 
0111 -At3/4-3, dil/4 2-V,, f - T' 
1110 3At314+At, 14 2-V,, f - T' 
0011 -, dt2/2 (1-2-V,, f )-T' 
1100 dt2/2 (1 - 2. V,, f )- T' 
-0.5 0010 dt314-Atl14 -2-V,., f - T' to 
0.0 
0100 At3l4-, dt, 14 -2-V,, f - T' 
1000 At314+3At, 14 - 2. Vf - T' 
0001 -3At314-Atl14 -2-V,,, f - T' 
0011 -Idt2/2 (I + 2. V,, f )- T' 
1100 &2/2 (1+2-V,, f ). Tl 
-1.0 
0010 At3/4-At2/2-, dt, /4 (2 + 2. V,, f T' to 
-0.5 
0100 At314+At212-, dt, 14 (2 + 2. V,, f TF 
1000 dt3/4 +, dt2/2 +: ), dti/4 (2 + 2. V,, f T' 
0001 -3At3/4-, dt2/2-, dt, /4 
-(2+2. V,, f). T' 
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Task 3 
If the modulating reference value V,,, f is known, Pis defined as: T' = T, / 4, and it is easy 
to calculate the switching time points for every switch in terms of the following equations: 
(for the first carrier period) 
t1off = V,,, f - T' 
tion =2 (2 - V,., f )- T' (5-2) 
t2off= (I + V,, f )- T' (5-3) 
t2on -,,: (3 - V,,, f )- T' (5-4) 
t3off=(2+V,,, f)-T' (5-5) 
t3on (4 - V,, f T' (5-6) 
t4off= (3 + Vf )- T' (5-7) 
t4on = (1 - V,,, f )- T' (5-8) 
When V,, f is between 0.5 and 1.0 p. u., the switch turn on and turn off time instants are 
queuing from the smallest to the greatest is shown in Fig. 5.2. It can be seen that 110 1 state 
covers (t3,, -t3, ff) this period which equals to (2 -2-V,, f )- T'. The maximum width T .... . 
(i. e., the switching time interval) is also listed in Table 5.2. 
Task 4 
Generally speaking, the adjusting time At for any switching state should not exceed its 
maximum width T.,,,. If At is greater than the state maximum width, it must be normalized 
to its maximum width T .... . by multiply it by a coefficient of T,. Idt value. Moreover, all 
the other adjusting times are also multiplied by the same coefficient to guarantee the 
overall adjusting time in any level being zero. 
5.4 Simulation Results 
To verify the performance of the voltage balancing control algorithm, a simulation is 
carried out for the single-phase five-level FC converter under the MPS-SPWM control 
method and the PS-MSPWM method. The various parameters of the simulated system are: 
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Vd, =800 V, Vc3=200 V, Vc2=400 V, Vcl=600 V, R=10 92, L=0.01 H, CI=C2=C3=1000 IiF, 
f, =50 Hz, fi=1000 Hz. 
Fig. 5.3 shows the flying capacitors' average voltage values versus time with the PS- 
MSPWM method without the voltage balancing control algorithm. Fig. 5.4 shows the same 
capacitors' average voltage values versus time for 10 seconds with the MPS-SPWM 
method. Fig. 5.3 shows the influence of the accumulative error on the FC converter. This 
error makes the flying capacitor voltage balance at other point instead of the original 
charged value. Thus, the balancing control method must be used in practical 
implementation of the FC topology. Fig. 5.4 gives the average voltage values of three 
flying capacitors with the new balancing control method and verifies the usefulness of this 
method. 
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0 
Fig. 5.3: Average voltage values of flying capacitors with the PS-MSPWM technique. 
(mj=20, m,, =0.9, fi, =50 Hz, Vd, =0.8 kV) 
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Fig. 5.4: Average voltage values of flying capacitors with the MPS SPWM technique. 
(mf=-20, m,, =0.9, fi, =50 Hz, Vd, =0.8 kV) 
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Time (s) 
Fig. 5.5 shows the output phase voltage vAo waveform with the PS-MSPWM 
technique, while Fig. 5.6 shows the vAO waveform with the MPS-SPWM technique. Fig. 
5.7 illustrates the output phase current i, wavefonn with the PS-MSPWM technique, while 
Fig. 5.8 shows the i,, waveform with the MPS-SPWM technique. 
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Fig. 5.5: Output phase voltage yA0 waveform with the PS-MSPWM technique. 
(mj=20, m,, =0.9, f,, =50 Hz, Vd, =0.8 kV) 
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Fig. 5.6: output phase voltage yAO waveform with the MPS-SPWM technique. 
(m)=20, m,, =0.9, fi, =50 Hz, Vd,; =0.8 kV) 
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Fig. 5.7: Output phase current i,, waveform with the PS-MSPWM technique. 
(mj=20, m,, =0.9, f, =50 Hz, Vd, =0.8 W, R=10 Q, L=0.01 H) 
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Fig. 5.8: Output phase current i,, waveform with the MPS-SPWM technique. 
(mj=20, m=0.9, f=50 Hz, Vd, =O. 8 kV, R=l0 0, L=0.01 H) 
Simulation results shown in Figs. 5.5 to Fig. 5.8 illustrate that the new proposed NIPS- 
SPWM control technique also decreases the voltage/current output waveform harmonic 
distortion. The THD of the voltage waveform decreases from 9.15% to 7.97% with the 
proposed control method, and similarly the THD of the current waveform decreases from 
1.91% to 1.58%. 
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5.5 Conclusions , 
The unbalancing problem is observed in the five-level FC converter under the PS- 
MSPWM control method. A novel closed-loop MPS-SPWM method is proposed for the 
five-level flying capacitor converter. This closed-loop method consists of PI controllers 
and a voltage balancing algorithm to compensate the capacitor voltage deviation by 
adjusting the selected switching states' switching time interval. 
In summary, this voltage-balancing algorithm has the following features: 
9 The overall adjusting time is zero in a switching period in order to keep the duty cycle 
unchanged, therefore, the output voltage performance is not affected by such an 
adjustment except that improves the voltage balancing property. 
9 Each capacitor voltage is adjusted individually-, the influence on each other is nil. 
This MPS-SPWM technique cannot only solve the capacitor voltage unbalancing problem 
existing in practical FC converters due to the non-ideal nature of the devices, but it also 
improves the harmonic performance of the FC converters. 
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Chapter 6: Multi-Modular Multilevel Converter 
Systems 
6.1 Introduction 
A multi-modular converter is usually referred to as a system that consists of many 
converter modules. These modules are connected in series and /or in parallel to reach 
higher voltage and current ratings. This kind of converter system has the following 
advantages [93]: 
(1) The system power capacity can be easily increased by adding more converters. 
(2) With an appropriate hardware arrangement and management, the overall power 
conversion efficiency and the life of converter can be increased. 
(3) The system's reliability is greatly increased. 
Multi-modular converters based on conventional two-level converter have received much 
interest from researchers due to the above features, as documented in the recent technical 
literature [19], [43], [93]-[98]. Moreover, hardware prototypes also have been applied for 
utility applications. For example, the existing 100MVA-size, prototype STATCOMs 
installation in Japan [99] and USA [100] are based on eight parallel, three-phase, two- 
level, GTO bridges. The GTOs turn-on once per cycle of the supply frequency and the 
THD standards are met by harmonic cancellations of the phase-shifted pulses of the eight 
GTO bridge modules. 
As mentioned before, multilevel converters are suitable for high voltage and high 
power applications. However, it is still considered very challenging to construct a single 
multilevel converter of a very high number of levels. It is almost impractical and less 
advantageous to consider multilevel converters with higher than five levels. The reason is 
that the benefits associated with the hannonic improvements gained by the use of a 
multilevel system saturate. On the other hand, when the modular converter systems' 
desirable properties are considered [ 10 11, it is almost natural that the multi-modular system 
concept has been applied to extend the advantages and benefits of the multilevel converters 
into even higher power applications. 
This chapter deals with two different multi-modular multilevel converter systems based 
on the paralleling of topologies. One is based on the five-level FC converter; the other is 
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based on the five-level NPC converter. It is assumed that both the FC and the NPC 
converters have balanced and equal capacitor voltages. The performance of these systems 
is examined under different control schemes. In addition, since the potential switching 
losses must also be considered in high power applications, it is necessary to investigate the 
system's performance in the lower frequency modulation ratio mf. It is reported that when 
high-level NPC converters are considered, the FF-SPWM control method is more 
promising than the multilevel SPWM method with the lower mf [40], (103]. Therefore, in 
this chapter two cases are also studied; one uses a relatively high frequency modulation 
ratio, and the other uses the same frequency for both the reference signal and the carrier 
signal, i. e. FF-SPWM (mf =1). 
6.2 Multi-modular Multilevel Converter System Circuit 
Fig. 6.1 shows the schematic diagram of the multi-modular system consisting of a number 
of multilevel converters connected in parallel both at the input and at the output side. The 
reactor L is employed here to change the VSI to the CSI form for the parallel connection. 
Vdc 
al A iý 
Fig. 6.1: Schematic diagram of a multi-modular converter system. 
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Its equivalent circuit at fundamental frequency is shown in Fig. 6.2. Here, R and L are the 
resistance and inductance of the reactor, respectively. V, ', j, and i"j, (M, 2, ... N') arc the 
fundamental parts of the output voltage and current of the i-th module, respectively. VAol, 
i,, f is the fundamental component of the total output phase voltage and current respectively. 
V1,011 
=--* V. 01 
Fig. 6.2: Fundamental equivalent circuit of the parallel connected models in a phase. 
Af. 
V. 
01 
V. 
Oil 
(6-1) 
R 
Rl = (6-2) N' 
L Ll = (6-3) Nf 
N' 
illf = zi. il (64) 
i-I 
where N' is the number of modules. 
6.3 Multi-Modular Flying Capacitor Converter System 
Multi-modular systems based on the multilevel five-level FC converter topology are 
discussed in this section. Three control techniques are studied and their performance is 
compared against specific criteria. Different types of MSPWM techniques used for each 
module along with the Phase-Shifted (PS) concept among the different modules are 
considered. Techniques with high frequency modulation ratio and the FF-SPWM are 
studied. The THD of the output quantities and the current sharing issue is discussed. 
Simulation results are presented to support the findings. 
104 
RLi 
R' L' L 
6.3.1 Control Scheines 
The most attractive feature of the FC converter is that its voltage synthesis has more 
flexibility than that of the NPC converter, i. e., it has more than one switching states for a 
given voltage. This feature makes more control methods suitable for the FC converter. On 
the other hand, the PS-SPWM scheme is widely used in the multiple modules due to its 
ability to eliminate a significant number of unwanted harmonics. 
For the proposed multi-modular system the following three control combinations are 
examined and discussed in detail next. 
PD/PS Control Scheme 
This scheme refers to the PD control method for each module. This technique has been 
shown in Fig. 3.5. 
[P-U-l 
1 
0.5 
0 
-0.5 
-1 
Fig. 6.3: The PD/PS method applied to two modules. 
However, due to the availability of more than one module, the PS technique between the 
various modules is introduced in order to improve the performance of the overall system 
when harmonics at the system output are concerned. Fig. 6.3 illustrates the PD/PS control 
scheme as applied to two modules. Here, I stands for a set of carriers with solid lines for 
module 1,2 stands for a set of carriers with dashed lines for module 2. Each module 
employs the PD control method. If the modulating period is regarded as 27r, the angle in 
radians of the carrier period 0, can be expressed as: 
0, =. 
ý; 
-r- (6-5) Mf 
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the phase shifting angle Oh between two adjacent modules is 
01h = 
iý (6-6) 
NI 
where N' is the number of modules, and in the example shown N'=2. 
PS/PS Control Scheme 
The PS/PS control scheme is defined as a combination of the PS-MSPWM method shown 
in Fig. 3.8 in each module plus the PS technique between the various modules as illustrated 
in Fig. 6.4. 
[P-U-1,1 
234 Om Osh--ý 
J% 04% 
0.5 '%% 
0 of 
-0.5 X 
-1 l' 2' 3' 4' 14 Oc 0 
!42; r I'l 
Fig. 6A The PS/PS method applied to two modules. 
In Fig. 6.4, carriers 1 to 4 belong to module I which are phase shifted by 0,, 
0. (6-7) 
4 
While carriers Vto 4belong to module 2 which has the same phase shifting angle as the 
module 1, however, the phase shifting angle between modules is 
O. 
h = 
0.1 
(6-8) 
N' 
Where again N' is the number of modules. It should be noted that under the PS/PS 
method, when the following condition is met: 
k- N'= m-1 (6-9) 
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m is the number of levels, N' is the number of modules, k is an integer, k--1,2,3.... Then 
each module's output voltage waveforrn is identical, no phase shifting exists. 
PS Control Scheme 
The PS method applied to the whole multi-modular system means that the carriers 
corresponding to all the upper switches of the system per phase are arranged in sequence 
and pulsed by a certain degree. Fig. 6.5 shows the PS method applied to two modules. 
Here, the phase shifting angle is defined as: 
0. 
m = 
01 
p 4N 
Where N' is again the number of modules. 
lp. u. ], 1 V2 2'3 344' 1 it .... 4 4' 
AAA VI iv 
0.5, 
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oc-ý 
21r Osh 
Fig. 6.5: The PS method applied to two modules. 
6.3.2 Simulation Results 
0 
(6-10) 
Simulations have been carried out for parallel connected multi-modular system based on 
three-phase five-level FC converters. It is assumed that each module has equal and 
balanced voltage levels. So all the flying capacitors are replaced by corresponding ideal 
DC sources in the simulation for multi-modular converter system. As mentioned earlier, in 
order to investigate the feasibility of the FF-SPWM control method, two cases (i. e. higher 
mf and mj=l) are studied. The parameters are as follows: 
Vdc=0.8 kV, f, =50 Hz, L=l 0 mH, Load resistance &=1 0 Q, the load is Y-connected (star). 
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Table 6.1 and Table 6.2 summarize the THD and switching losses for the three control 
schemes at higher mf and mf =1. Table 6.1 shows the effect of the three control methods on 
a system with two modules at mf =9 and m. =0.8, while Table 6.2 shows results at mf =1 
and m,, =0.8. Here, N' is the number of modules; N31,1,1 indicates the potential switching 
losses, which is defined as the total number of switching transitions per modulating period 
for the three-phase system. VAB, vBc, and vcA is the line-to-line voltage, and i. , ib , and i. 
is 
the output phase current. Figs. 6.6-6.17 show wavefonns of the branch currents (current of 
each module), output current and voltage of the system, as well as their harmonic spectra 
with different control methods at N'=2, mf =9 and m,, =0.8. Figs. 6.6-6.9 depict with the 
PS/PS method, while Figs. 6.10-6.13 depict with the PD/PS method, Figs. 6.14-6.17 depict 
with the PS method. Figs. 6.18-6.21 show similar waveforms with the PS method at 
N'=2, mf =1 and m, =0.8. 
Table 6.1: Results with the three control methods ( N'=2, mf =9, m,, =O. 8, f. =5 0 Hz) 
Control Methods PS/PS PD/PS PS 
Nkofal 96 mf 24mf 96mf 
VAB THD 4.4 3.9 1.0 
VBC THD 4.5 3.9 1.0 
VCA THD 4.4 3.9 1.0 
ia THD 5.9 5.4 1.4 
ib THD 5.9 5.5 1.4 
i, THD 5.8 5.4 1.4 
Table 6.2: Results with the three control methods (N'=2, mf =1, m. =0.8, f, ý=50 Hz) 
Control Methods PS/PS PD/PS PS 
Nuotai 105 92 115 
VAB THD 14.6 9.0 14.3 
VBC THD 62.5 5.1 61.8 
VCA THD 58.1 9.0 58.3 
ia THD 33.3 10.9 33.0 
ib THD 31.8 8.6 31.8 
i, THD 34.4 8.6 34.3 
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Fig. 6.6: Current waveforms with the PS/PS method at N=2, m)=9, m,, =0.8, f,, =50 Hz. 
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Fig. 6.10: Current waveforms with the PD/PS method at N'=2, mj=9, m,, =0.8, f. =5 0 Hz. 
A Anti V. VVO 
Folaiýl 
0.004 
0.028 
0.024 
0.02 
0.016 
0.012 
0.008 
0.004 
0 
20 40 60 80 100 
Harmonic Order 
0 4J 
0 
I2I 
0 
0.04 
0.03 
20 40 60 
Harrmnic Order 
80 100 
0.02 
0.01 
0 
i4 
0 20 40 60 80 100 
Harrmnic Order 
Fig. 6.11: Current harmonic spectra with PD/PS method (N'=2, mj=9, ma=0.8, fý=50 Hz). 
(a) Harmonic spectra of i,, I; (b) Harmonic spectra Of ia2; (c) Harmonic spectra of ia. 
III 
0.8 
0.6 
- 0.4 
X6 0.2 
v 
-0.2 
0 -0.4 
-0.6 
I- Vab 
-0.8 ' 
0.48 0.49 0.5 
Time (s) 
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Fig. 6.13: Harmonic Spectra Of VAB with the PD/PS method. 
(N'=2, MT9, ma=0-8, fý=50 Hz). 
112 
0.04 
0.03 
0.02 
0.01 
0 
u -0.01 
-0.02 
-0.03 
.n n4 
ia I ia 
0.48 0.5 
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Fig. 6.17: Harmonic Spectra Of VAB with the PS method. 
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Fig. 6.18: Current waveforms with the PS method at N=2, mj=l, m. =0.8, fý=50 Hz. 
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Table 6.3 and Table 6.4 list the THDs of the output phase currents and line-to-line voltages 
with different modules at m,, =0.8, mj=9 and at mrl, respectively. Table 6.5 and Table 6.6 
list the current values in different modules at fundamental frequency at ni, =0.8, mj=9 and 
at mj=l, respectively. 
Table 6.3: THD of the output quantities when module number varies 
(mj=9, mý=0.8, f,, =50 Hz, L=l 0 mH, RL=l 0 Q, Vd, =800 V, PS method) 
IFC 2FC 3FC 4FC 
i,, THD 3.1 1.4 1.0 1.0 
ib THD 3.1 1.4 1.0 0.7 
i, THD (/o) 3.1 1.4 1.0 0.8 
vAB THD 26.5 1.0 0.8 0.5 
vBc THD 26.8 1.0 0.7 0.6 
vcA THD 26.6 1.0 0.7 0.7 
Table 6A THD of the output quantities when module number varies 
(mj=l, m,, =0.8, f, =50 Hz, L=10 niH, RL=10 fl, Vd,, ý800 V, PS method) 
1FC 2FC 3FC 4FC 
i, THD 29.4 33.0 12.5 5.5 
ib THD 13.5 31.8 12.3 4.7 
i,, THD 13.4 34.3 9.5 4.6 
VAB THD 34.1 14.3 5.9 5.3 
vBc THD 25.0 61.8 10.9 2.8 
vcA THD 33.9 58.3 10.8 5.1 
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Table 6.5: Current values in different modules at fundamental frequency 
(mj; --9, mý=0.8, fi, =50 Hz, L=10 mH, RL=10 Q, Vd, ==800 V, with the PS method) 
Cuffent IRT- 
- 
2FC 
- 
3FC 4FC 
i,, I 
FA) 29 9 1-5.3 10. 7.6 
ia2 (A) 15.8 104 8.0 
ia3 (A) 10.8 8.1 
ia4 (A) 7.7 
ibl (A) 30.1 8.0 
ib2 (A) 15. 7.7 
ib3 (A) 7.7 
ib4 (A) 8.0 
i, l (A) 29.9 15.7 8.1 
ic2 (A) 153 7.6 
ic3 (A) 7.6 
ic4 (A) 8.1 
ia (A) 29.9 31 -3 31.4 
ib (A) 30.1 31.2 31.3 31.4 
i, (A) 29.9 310 31.4 31.4 
Table 6.6: Current values in different modules at fundamental frequency 
(m)=l, ma=0.8, f, =50 Hz, L=10 mH, RL=10 0, Vd, =800 V, with the PS method) 
Current 1FC 
- 
2FC 4FC 
i,,, (A) 31X 20 -8 7-5 8.9 
ia2 (A) 28.6 20.3 29.3 
ia3 (A) 6.3 8.6 
ia4 (A) 13.0 
ib I (A) 6.4 
ib2 (A) 29.5 23.5 
ib3 (A) 38.0 
ib4 (A) 19.1 
ic, (A) 30.9 21.6 1 19.3 
ic2 (A) 
F .9 
27.9 6.9 
ic3 
23.1 
ic4 
37.7 
ia (A) 31.8 49.4 32.3 32.5 
ib (A) 49.2 32.3 31.1 
ic 
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It can be seen from Table 6.1 that the PS method has the smallest line-to-line voltage and 
the phase current THD among the three control combinations at higher nif. PS and PS/PS 
offer similar potential switching losses, which are four times the potential switching losses 
with the PD/PS. As expected when mj=l, the three control methods produce the lower 
order harmonics and nearly the same potential switching losses shown in Table 6.2 and 
Fig. 6.19. 
Fig. 6.6 shows the two modules' current waveforms are the same with the PS/PS 
method, whose value is the half of the total phase current. Because in this case, there is no 
phase shifting between two modules, the harmonic performance of the total output phase 
current is the same as that of each module's current shown in Fig. 6.7. Fig. 6.10 shows the 
two modules' current waveforms are quite different with the PD/PS method at mj-9. But 
the harmonic performance of the total output phase current is improved shown in Fig. 6.11. 
Fig. 6.14 and Fig. 6.15 indicate that the two modules' current waveforms are nearly the 
same with the PS method, and the THD of the system's output current is also decreased. 
Unlike Figs. 6.6-6.17, Figs. 6.18-6.21 show the related waveforms and their harmonic 
spectra with the PS method at mf =1. It can be noted that at mf =1, not only do the branch 
currents differ much, but also the system's harmonic performance does not be improved. 
Tables 6.3 and 6.4 show the effect of the number of modules Mon the THD of the 
output voltage/current of the system at mf =9 and mf =1 with the PS method respectively. 
3FC means three modules are connected in parallel. Apparently, the harmonic performance 
of the system is improved when the number of modules increases, as expected, but for 
NI >- 3, such improvement is not as prominent at higher mf as the benefits gained are 
saturated. Table 6.4 shows the line current and line-to-line voltage THDs are not equal at 
m =1. This is because the FF-SPWM method generates variable harmonic content between f 
the phases. Hence, the large discrepancy between the THD for the converter line-to-line 
voltages occurs. 
In order to investigate the current sharing issue, Table 6.5 and 6.6 show the comparison 
of the current values (the fundamental component only) in the different modules with the 
PS method at mf =9 and mf =1 respectively. It can be seen that multi-modular systems with 
the PS method have balanced three-phase total output current waveforms at both cases 
(higher mf and mj=l), however, their module currents are quite different. At higher mf, the 
current in each module has the same value; their sum equals the system's total current 
further confirming that each module processes the same power level. But when mj=l is 
considered, each module carries different value of current. In some cases the module 
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current is even greater than total current. This indicates that some modules counteract the 
overall configuration absorbing power and this result in loss of many advantages 
associated with the multi-modular system. 
6.4 Multi-Modular Multilevel NPC Converter System 
The multi-modular converter system based on the three-phase five-level NPC converter 
topology is discussed. The schematic diagram of the system is the same as shown in Fig. 
6.1. Unlike the FC converter topology, the NPC converter has no switching redundancies. 
So there are few control schemes available for the NPC than for the FC converter. Below, 
its control scheme is described. Similarly, the feasibility of the FF-SPWM on the NPC 
converter system is also investigated and simulated results are given in this section. 
6.4.1 Control Schemes 
Since the PS method cannot be used for the NPC topology, only the CD method can be 
used in the NPC topology. As confirmed in the previous chapter, the PD control method is 
superior to other control methods (such as the APOD, POD) in the CD category. So the PD 
control method is employed in each NPC converter and the PS method is used in the multi- 
modular system. This method is called the PD/PS method which has been described in the 
previous section. 
6.4.2 Simulation Results 
Simulations have been carried out for the parallel-connected multi-modular system based 
on three-phase five-level NPC converters. Again, it is assumed that each module has equal 
and balanced voltage levels, so the DC bus capacitors are replaced with ideal DC sources 
in the simulations. The parameters of system are as follows: 
Vd, =0.8 W, fi, =50 Hz, L=10 mH, Load resistance RL=10 n, the load is Y-connected (star). 
Simulation results for the multi-modular system based on the NPC converter with the 
PD/PS at Ma=0.8, mf =9 and mf =1 are very similar to results shown in Figs. 6.10-6.13 for 
the FC converter system under the same control conditions. Therefore, they are not 
presented here again to avoid the overlap. 
Table 6.7 and Table 6.8 list the THDs of the output phase currents and line-to-line 
voltages with different modules at mf =20 and mf =1, respectively. Table 6.9 and Table 
6.10 list the current values in different modules at the fundamental frequency, respectively. 
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Table 6.7: THD of the output quantities when module number varies 
(mj=20, m,, =0.95, f, =50 Hz, L=10 mH, RL=10 f2t Vd, =800 V, with the PD/PS method) 
INPC 2NPC 3NPC 4NPC 
i,, THD 4.6 2.4 1.7 1.4 
ib THD 4.7 2.4 1.7 1.4 
i, THD (0/o) 4.6 2.4 1.7 1.4 
VAB THD 2.1 1.8 1.3 1.0 
vBc THD 2.1 1.8 1.3 1.0 
vcA THD 2.1 1.8 1.3 1.0 
Table 6.8: THD of the output quantities when module number varies 
(m)=I, m,, =0.95, fý=50 Hz, L=10 mH, RL=10 92, Vd, =800 V, with the PD/PS method) 
INPC 2NPC 3NPC 4NPC 
i,, THD 6.1 5.8 6.7 4.2 
ib THD 13.2 8.6 6.8 4.5 
i, THD (/o) 5.4 8.6 6.6 4.5 
VAB THD 5.9 5.2 6.0 3.8 
vBc THD 7.1 6.4 6.1 4.0 
vcA THD 5.2 5.4 6.0 3.8 
Table 6.7 and 6.8 show the effect of the number of modules N' on the THD of the output 
voltage/current of the system at mf =20 and mf =1 with the PD/PS method respectively. 
3NPC means three NPC converter modules are connected in parallel. Apparently, the 
harmonic performance of the system is improved when the number of modules increases, 
as expected. 
Table 6.9 and 6.10 show the comparison of the current values (the fundamental 
component only) in different modules with the PD/PS method at mf =20 and mf =1 
respectively. It can be seen that the same phenomena occur in the NPC converter system. 
The multi-modular systems have balanced three-phase total output current waveforms at 
both cases (higher mf and mf--I), however, their module currents are quite different. At 
higher mf, the current in each module has the same value; their sum equals the system's 
total current further confirming that each module processes the same power level. But 
when m)=1 is considered, each module carries different value of current. 
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Table 6.9: Current values in different modules at the fundamental frequency 
(mj=20, Ma=0.95, f, =50 Hz, L=10 mH, RL=10 Q, Vd, =800 V, with the PD/PS method) 
Current 1NPC 2NPC 3NPC 4NPC 
i,,, (A) 35.2 18.1 12.4 9.4 
ia2 (A) 18.1 12.3 9.1 
ia3 (A) 12.1 9.2 
ia4 (A) 9.1 
ibl (A) 35.2 18.3 12.4 9.1 
ib2 (A) 18.2 11.9 9.4 
ib3 (A) 12.5 9.1 
ib4 (A) 9.3 
i, l (A) 35.2 18.3 12.6 9.5 
ic2 (A) 18.2 12.1 8.9 
ic3 (A) 12.1 9.5 
ic4 (A) 9.0 
ia (A) 35.2 
- 
36.5 36.8 36.9 
ib (A) 351 
- 
36.5 36.8 36.9 
i, (A) 351 36.5 36.8 36.9 
Table 6.10: Current values in different modules at the fundamental frequency 
(mj-1, m, =o. 95, f, =50 Hz, L=10 mH, RL=10 0, Vd, =800 V, with the PD/PS method) 
Current t 1NPC 2NPC 3NPC 4NPC 
i,,, (A) 38.4 46.5 39.7 37.8 
ia2 (A) 9.0 59-. 5 24.6 
ia3 (A) 18.1 21.1 
ia4 (A) 40.6 
ibl (A) 30.0 15.7 19.0 20.2 
ib2 (A) 38.1 18.7 33.8 
ib3 (A) - -T9-. 0 27.1 
ib4 (A) 20.3 
i, l (A) 41.1 23.2 18.1 17.3 
ic2 (A) 33.4 39.8 16.1 
ic3 (A) 18.7 30.2 
ic4 (A) 
- 
35.7 
ia (A) 38.4 39.3 - T7: 5-- '36.6 
ib (A) 30.0 36.7 38.0 38.2 
i, (A) 1 41.1 36.7 37.9 
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6.5 Discussions 
The following points summarise the work reported in this chapter. 
(1) There are more control schemes available for the multi-modular FC converter system 
than the multi-modular NPC converter. Only the PD/PS method can be used for the 
NPC-based multi-modular system, while the PD/PS, PS/PS, PS control schemes can be 
used for the FC-based system. 
(2) Generally speaking, when N' modules of an m-level converter are controlled with tile 
phase shifting technique, the equivalent carrier frequency is increased. Its value varies 
and depends upon the method employed. Specifically, the equivalent carrier frequency 
is N'. (m - 1) - mf with the PS or PS/PS methods, while it is only N'. mf with the 
PD/PS method if the phase shifting acts. 
(3) When the switching losses are considered, the PD/PS is better than the PS or PS/PS 
methods because the switching losses in a system using the PS or PS/PS methods are 
four times that of a system using the PD/PS method. 
(4) For the PS/PS method, when k- N' =m-1, all the output voltage/current in each 
module have the same waveform, no phase shifting exists and thus no harmonics are 
eliminated in the total output voltage/current. In this case, the advantages of the phase 
shifting technique are traded off. 
(5) At higher mf, every module current fundamental component is almost equal and their 
sum builds up the total phase current of the multi-module system. However, with the 
FF-SPWM (mj=l), every module current fundamental component is no longer equal. In 
other words, some module currents may be higher than others. This situation should be 
considered when designing the multi-modular system under the FF-SPWM method. 
6.6 Conclusions 
In this chapter, multi-modular systems based on the FC converter and NPC converter 
topologies have been discussed. Three control methods that are all combinations of carrier 
based PWM methods have been considered. The methods generate harmonic spectral that 
are of variable quality. When the FF-SPWM method is considered, in order to minimise 
the switching losses, a number of interesting results have been noticed. However, such 
techniques need to be carefully considered as in some cases they may result in a loss of 
many advantages that could be gained from phase-shifting concepts, when it comes to 
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harmonic elimination. Sharing of the currents can also present an issue if the techniques 
are not considered with care. 
Specifically, for a higher mf, no serious AC current sharing problem exists, converters 
can be connected in parallel directly as shown in Fig. 6.1. The FF-SPWM or lower mf is 
desirable for reducing the switching losses, but they also result in large circulating 
currents. When employing lower mf, converters must be connected through transformers. 
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Chapter 7: Development of Laboratory Flying 
Capacitor Converter Prototypes 
7.1 Introduction 
In this chapter, the development of the laboratory prototypes is described. Specifically, the 
key components of the prototype are introduced in Section 7.2. Section 7.3 presents the 
background and the methodology for the DSP-based PWM generator. Section 7.4 
describes the development of a three-phase three-level FC converter prototype. Initially, 
the converter power circuit is introduced. Next, the PWM signal generation is described in 
detail. The design of the single-phase five-level FC converter prototype, including its 
power circuitry, charging circuit, and DSP-based controller are presented from the 
practical point of view at length in Section 7.5. Then experimental results are presented in 
Section 7.6 and finally, conclusions are drawn in Section 7.7. 
7.2 Main Components of the FC Converter System 
The block diagram of a DSP-based FC converter system is shown in Fig. 7.1. It is 
composed of the following components and subsystems: 
Power circuit; 
TMSLF2407 DSP Evaluation Module (EVM) Board; 
JTAG Emulator; 
Code Composer operating environment installed in a typical PC; 
IGBT drive card; 
Interface board between the DSP and the drive card. 
These are the main building blocks of the converter with open-loop control. If a closed- 
loop control is needed, Voltage Transducers (VT) and Current Transducers (CT), together 
with the signal conditional circuits must be included. The building block diagram of the 
converter with the closed-loop control will be presented in a later section. 
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To the load 
p- 
FC Converter PC 
Power Circuit 
IGBT Drive Interface 
Cards Board 
JTAG 
TMS320LF2407 
EVM Board 
Fig. 7.1: Block diagram of the DSP-based FC converter system with open-loop control. 
7.2.1 Power Switches 
There have been major advances in recent years in the fully-controlled switching 
technology. Unlike diodes and thyristors, this kind of switches are turned on and off by 
control signals. Several device types are available such as Bipolar Junction Transistors 
(BiTs), Metal-Oxide-Semiconductor Field Effect Transistors (MOSFETs), IGBTs, and 
GTOs. 
The IGBT has some of the advantages of the MOSFET, BJT, and the GTO combined. 
Similar to the MOSFET, the IGBT has a high impedance gate, which requires only a small 
amount of energy to switch the device. Like the BJT, the IGBT has a small on-state voltage 
even in devices with large blocking voltage ratings (for example, V... is 2-3 V in a IOOOV 
device). Similar to the GTO, IGBTs are designed to block negative voltages. They have 
brought about great control flexibility and improved device performance [104]. 
IGBTs have been chosen as power switches for the FC converter prototype. 
Specifically, the SKM 75GB 123D SEMIKRON IGBT modules are used to build the 
power circuit of the converter. The ratings of the module are 120OV/75A. This kind of 
IGBT module is a voltage controlled device, it has features such as low inductance case, 
very low tail current with low temperature dependence, high short circuit capability, self 
limiting to 61,,,., latch-up free, fast and soft inverse CAL diodes. Fig. 7.2 shows the case 
outline and circuit diagrams of the IGBT module. Each module incorporates an IGBT with 
an antiparallel diode. Two modules are assembled in a case. It should be noted from Fig. 
7.2 that each IGBT has two emitter terminals. One is the power terminal and the other one 
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is used to connect the drive circuit. It is imperative that any stray inductance is minimiscd 
in order to avoid problems with the safe operation of the switch. 
G2 
E2 
C2 
0- Ei -o cl 
-0 5 
-0 4 Gl 
Fig. 7.2: SKM 75GB 123D IGBT Module. 
7. Z2 Capacitors 
In power electronic circuits, there are three basic types of capacitors being used: 
electrolytic, metallised polypropylene, and ceramic [ 106]. 
* Aluminium Electrolytic Capacitors 
Electrolytic capacitors offer a large capacitance per unit volume and are polarized. The 
large capacitance is due to the fact that the aluminiurn foil connected to the positive 
terminal is etched so that its surface is porous like a sponge. This results in an increase in 
its surface area by as much as a factor of 100 compared to its original unetched area. On 
this etched foil, an insulating layer of aluminium oxide is formed electrochemically. The 
negative terminal of the capacitor is connected to another aluminiurn foil that is in 
electrical contact with the liquid electrolyte that is an electrically conducting material. 
Because of the resistance of the electrolyte, these capacitors have a significant 
Equivalent Series Resistance (ESR). These capacitors should not be used at temperatures 
below the specified minimum temperature since the tendency of the electrolyte to 
crystallise results in a larger resistance. 
The capacitor package or can is sealed at the top with an insulating layer that surrounds 
the electrical terminals. The rate of evaporation of the electrolyte through the seal increases 
significantly with temperature. Therefore the capacitor lifetime decreases significantly with 
temperature. It should be noted that the electrolytic capacitors have by far the shortest 
lifetime of any element, active or passive, used in power electronic converters. The 
temperature within the capacitor depends on the power loss. For a given current, the ripple 
voltage across the dielectric decreases with increasing frequency. Therefore the dielectric 
power loss decreases with increasing frequency. For a given lifetime of the capacitor, its 
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current-carrying capacity increases with increasing frequency and decreasing ambient 
temperature. 
* Metallised polypropylene capacitors 
In snubbers and thyristor commutation circuits, capacitors must handle large currents, but 
the capacitance value required is small. Metallised polypropylene capacitors are a good 
choice for such applications due to the very small loss coefficient of the polypropylene 
dielectric material. The dielectric losses are proportional to the square of the voltage and 
frequency. Since the voltage across the dielectric is proportion to the current and inversely 
proportional to the frequency, the dielectric power loss is proportional to the square of the 
current and inversely proportional to the frequency. Therefore, for a specified temperature, 
the current-handling capability increases slightly with frequency. 
* Ceramic capacitors 
Ceramic capacitors have extremely low series inductance. They are used as filters, for 
example, on printed circuit boards to reduce ripple in the supply voltage. 
In the FC converter, more capacitors are needed than in other multilevel topologies. Two 
kinds of capacitors in terms of functionality are needed. They are DC link capacitors and 
flying capacitors. Based on the required capacitance, operating voltage, rms current, and 
frequency in the application, aluminium electrolytic capacitors made by Phillips are 
selected as DC link capacitors and flying capacitors in the prototype. They are 1500 ttF, 
350 V AC. 
7.2.3 Drive Card 
The Drive Circuit is the interface between the control circuit and the power switch. The 
drive circuit amplifies the control signals to levels required to drive the power switch and 
provides electrical isolation when required between the power switch and the logical-level 
signal processing/control circuits. Often the drive circuit has significant power capabilities 
compared to the logic-level control/signal processing circuits. 
The drive card employed here is the SEMIDRIVER 6-Pack IGBT and MOSFET Driver 
SKHI 61 and SKHI 71. It has the following features: 
CMOS-compatible input buffers at VDD=5 V 
Short-circuit protection by VCE-monitoring and Soft-Tum-Off 
Monitoring and turn-off 
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Drive interlock top/bottom (optional) 
Signal transmission by opto-couplers 
Supply under-voltage protection (13 V) 
Error latch/output 
Suitable adapter PCB SKPC6006 as EVA-BOARD available 
The SKHl 61 and SKHI 71 drivers are designed for IGBT- and MOSFET-modules. Since 
all subassemblies necessary for operation have been integrated, there is no need for 
external components except for the gate resistors and the VCE-Circuitry. VCE-thresholds and 
the blanking time are adjustable by integrating additional resistors and capacitors 
according to the customer specifications. 
The interlocking time can be adjusted by simple bridging of connector pins. The driver 
is equipped with a separate error input for immediate turn-off when receiving error signals 
from external components (e. g. over-temperature). 
IGBT driver signals 
There are two control pins in every power switch from the driver, one gate and one emitter 
input pin. Since the earth connection of the driver is directly connected to the IGBT's 
emitter via the emitter input, a resistor of at least 10 Q has to be connected to the gate 
circuit. This resistance is the minimum limit value controlled by the driver output buffer in 
order to limit the pulse currents to their peak value. A 20 M resistor has been 
interconnected between the gate and the emitter (for the case when the supply voltage 
breaks down). 
VCE-threshold and VcE-monitoring 
VCE-monitoring is done by connection of the driver collector pin to the collector of the 
power semiconductor. If the turn-off threshold for short-circuit protection is to be reduced 
(standard 5.8 V), a resistor has to be connected, whose value is calculated by eq. (7-1). The 
time between turn-on of the power semiconductor and VCE-registration called blanking 
time is adapted by attaching a capacitor whose value is calculated by eq. (7-2). Fig. 7.3 
shows the connection of a power switch with a specifically adjusted VcE-threshold. 
RvcE[k. (21 = 
11.86 
- 4.75 (7-1) S. 4-0.93 VcE 
CvcE [nF] -- 
tblank 
[P3 1 (72.75 + RvcE [k-QD 
_ 0.1 (7-2) (Rvcc [M] + 4.75) - 36.08 
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According to eq. (7-1), the VCE-threshold can only be adjusted in the range between 3.12 V 
and 5.8 V using RvcE. This is when RvCE=O, VCE=3.12 V, while RVCE=00, VCE=5.8 V. 
In the prototype, the following parameters are set: 
VCE-threshold: 4.8 V 
Interlocking dead time: 2 ps of the dead time is chosen for both converters. The 2 ps of 
dead time is set in the DSP board for the three-phase three-level FC converter. 
However, since no dead time is inserted in the DSP board for the single-phase five- 
level FC converter, the 2 ps of interlocking dead time is set in the drive cards. 
Error blanking time for VCE-threshold: 4 ps 
Gate resistor: RG=33 Q 
Drive 
C 
IGBT 
E 
Fig. 7.3: Connection of a power switch with a specifically adjusted VCE-threshold. 
To adjust different VCE thresholds, an additional resistor R vCE and a capacitor CVCE for each 
switch are needed. VcE-threshold resistor: intended VCE=ý-4.8 V, applying eq. (7-1) RvCE will 
result in RvcE=7.92 M. The closest value from the E24-range: 8.25 M is chosen. The 
threshold voltage is recalculated with 8.25 M, VCE-threshold at 4.82 V. For the capacitor 
the blanking time may be calculated as: tblanki, 4=4 ýLs, CVCE=689 pF, thus a capacitor of 680 
pF can be chosen. 
VCE-monitoring can also be suppressed by connecting the collector pin VCE of one 
driver to the belonging emitter pin E and not to the collector of the power semiconductor. 
7.2.4 DSP Evaluation Module Board 
The TMS320LF2407 EVM board from Texas Instruments (TI) is utilised to provide the 
control solution to the FC converter. It is a stand-alone card that allows evaluators to 
examine certain characteristics of the LF2407 DSP to determine if the DSP meets their 
application requirements. Furthermore, the module is an excellent platform to develop and 
ran software on the LF240x family of processors. 
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The LF2407 EVM is shipped with a TMS320LF2407 DSP. The EVM allows full speed 
verification of LF2407 code. With 544 words of on-chip data memory, 128K words of 
onboard memory, on-chip flash Read Only Memory (ROM), on chip UART, and an 
MP7680 Digital to Analogue Converter (DAC), the board can solve a variety of problems 
as shipped. Four expansion connectors are provided to interface to any necessary 
evaluation circuitry [107]. 
Fig. 7.4 shows a picture of the LF2407 EVM board. The major interfaces of the EVM 
include the target Random Access Memory (RAM), analogue interface, Controller Area 
Network (CAN) interface, serial boot ROM, user leads and switches, RS232 interface, 
Serial Peripheral Interface (SPI) data logging interface, and expansion interface. The 
LF2407 interfaces to 128K words of zero wait-state static memory. An external 1/0 
interface supports 65,000 parallel 1/0 ports. An onchip CAN and RS232 serial port are 
available on the expansion connector. 
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Fig. 7.4: TS320 LF2407 DSP EVM Board. 
The Key Features of the TMS320LF2407 EVM include: 
30 MIP's 16 bit fixed point DSP core with up to 30 MHz CPU frequency. 
LF2407 operating at 30 MIPS with 128K words of zero wait state memory. 
16 channels of 10 bit onchip Analog to Digital (A/D) conversion with auto sequencer. 
Dual event managers multiple PWM and capture channels on chip. 
DAC7625 Four Channel Digital to Analogue (D/A) converter. 
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On chip UART with RS232 Drivers. 
32K words of on chip Flash ROM. 
CAN Interface with drivers. 
User Switches and LEDs. 
4 Expansion Connectors (data, address, 1/0, and control). 
On board IEEE 1149.1 JTAG Connection for Optional Emulation. 
5 Volt power input, (onboard 3.3 Volt regulators). 
7.2.5 Interface Board 
The TMS320LF2407 DSP is a low power 3.3 V design. Its PWM Complementary Metal- 
Oxide Semiconductor (CMOS) output swings from 0V to 3.3 V. However, SEMIDRIVER 
SKHI 61 and SKHI 71 have CMOS compatible input buffers at VDb=5 V. Its input 
threshold voltage (High) VjT+ minimum value is 4.0 V, typical value is 5.0 V, while its 
input threshold voltage (Low) VjT_ maximum value is 1.5 V. If the output of the DSP is 
connected to the input of the driver directly, all the outputs from the DSP are below the 
minimum input threshold high voltage, thus they will be regarded as low voltage from the 
driver and can not drive the switches. 
So a level shifting circuit must be required between the 3.3 V DSP CMOS output and 
5V CM6S input of IGBT driver. One low-cost technique is to use a standard 5V CMOS 
buffer such as the 74HCT04 (or 74AHCT04) hex inverter or the 74HCT240 (74AHCT240) 
octal buffer, or MM74HCT54IN Octal 3-State Buffer to translate the 3.3 V CMOS output 
up to a5V CMOS level. 
7.3 Background and Methodology for the PWM Generator 
7.3.1 Dead-band Control Method 
The Dead-band control method provides a convenient means of combating current shoot- 
through problems in a conventional power converter of voltage-source type. Shoot-through 
occurs when both the upper and lower switches of the same phase of a power converter are 
closed simultaneously. This condition shorts the power supply and results in a large current 
draw. The shoot-through problem occurs because transistors turn on faster than they shut 
off, and because the high-side and the low-side power converter switches are typically 
switched in a complementary fashion. Although the duration of the shoot-through current 
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path is finite during the PWM cycle, even brief periods of a short circuit condition can 
produce excessive heating and over stress in the power converter and the power supply. 
Like conventional two-level converters, the multilevel FC converter has 
complementary switching pairs. If these switching pairs turn on during some time, they 
will cause the flying capacitor short or two flying capacitors with different voltages arc 
connected in parallel directly, which not only produces excessive heating and over stress in 
the power switches, but also damage the operation of the converter. Therefore, dcad-band 
control must be incorporated in the PWM controller of the FC converter. 
Generally, dead-band control separates transitions on complementary PWM signals for 
a fixed period of time. While it is possible to perform software implementation of dead- 
band, the DSP LF2407 offers on-chip hardware for this purpose that requires no additional 
CPU overhead. It offers more precise control of gate timing requirements. Moreover, it is 
specified with a single program variable that is easily changed for different power 
converters or adapted on-line. Additionally, the Semidrivers SKH161 and SKH171 provide 
the interlock dead time as an optional feature. It is very convenient to add a dead-band time 
by making use of either the DSP or the driver. 
7.3.2 Modulo Method 
In the design of the prototype, the generation of the sine wave is performed using a look up 
table for simplicity. In order to be able to control the frequency of the modulation with 
some accuracy, a method based on the modulo mathematical operation is used (i. e. any 
overflow is disregarded and only the remainder is kept) [108]. 
In this application a 16-bit counter is used to determine the location of the next value. 
A step value is added to the counter every time a new value from the sine table is to be 
loaded. By changing the value of the step, one can accurately control the frequency of the 
sine wave. 
Although a 16-bit counter is used, the upper byte determines the location of the next 
sine value to be used; thus, by changing how quickly values overflow from the lower byte 
(i. e., manipulating the step value), the frequency of the sine wave can be changed. The 
modulo mathematical operation is used when there is an overflow in the accumulator from 
the lower word to the upper word. When an overflow occurs, only the remainder (lower 
word) is stored. 
133 
For example, the counter is set to 0000h and the step value is set to 40h shown in Table 
7.1. Every time a value is to be looked up in the table, the value 40h is added to the 
counter; however, since the upper byte is used as the pointer on the look up table, the first, 
second, and third values will point to the same location. In the fourth step, which results in 
an overflow into the upper byte, the loaded value will change. Because the upper byte is 
used as the pointer, the look-up table has 256 values, which is equivalent to the number of 
possibilities for an 8-bit number: 0 to 255. Additionally, since the upper word of the 
accumulator is disregarded, the pointer for the sine look up table does not need to be resct. 
Table 7.1: Look-up Table example 
Step Accumulator Counter Pointer Step Value=40h 
0 0000 0000h 0000 h 00 h I" value of sine table 
1 0000 0040h 0040h 00h 
2 0000 0080h 0080h 00h 
3 0000 00COh 00COh 00h 
- - 4 0000 0100h 0100h Olh alue of sine table 2'3 v 
n 0000 FFCOh FFCOh FFh ffvalue of sine table 256 
n+1 0001 0000h 0000h 00h I't value of sine table 
n+2 0001 0040h I 0040h 00h 
The step size controls the output frequency. As a result, the larger the step, the quicker the 
overflow into the upper byte, and the faster the pointer traverses through the sine look-up 
table. Although the step size indicates how quickly the pointer moves through the look up 
table, the step size does not provide much information about the approximate frequency 
that the sine wave will be modulating the PWM signal. In order to determine the frequency 
of the sine wave, information about how often the value in the compare register is modified 
must be known. 
If the routine to load a new value in the compare register is accessed every time that the 
timer value matches the value in the period register, the routine is accessed at the same 
frequency as the PWM signal. Because the compare register is updated each time that the 
period register and the timer values are equal, the routine that modifies the compare 
register is implemented as an interrupt service routine. 
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The frequency of the sinusoidal. waveform to be modulated can be calculatcd from the 
following formula: 
step size (7-3) 
T, x 2' 
where f, is the desired frequency of the modulating waveform, T, is the time period 
between each update (in this case, the PWM period), n is the number of bits in the counter 
register (here, n= 16). 
It can be seen from eq. (7-3) that the frequency of the PWM signal to be modulated is 
proportional to the step size and inversely proportional to the size of the counter register 
and the period at which the routine is accessed. Thus, to change the resolution in order to 
increase or decrease the frequency of the PWM, one needs to have a larger counting 
register or access the routine at a slower frequency by increasing the period. 
7.4 Three-Phase Three-Level FC Converter 
7.4.1 Power Circuit 
Fig. 7.5 shows the schematic diagram of the three-phase three-level FC converter. 
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Fig. 7.5: Schematic diagram of the three-phase three-level FC converter. 
Cd is the DC link capacitor. Two DC link capacitors are used to provide the neutral point of 
the Vd,, thus splitting the Vd, to ±Vd,, 12. Q, Cb, Q are the so-called flying capacitors. 
Before the converter is put into normal operation, the flying capacitors must be pre- 
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charged to their respective voltage i. e., Vdol2- (SxIP Sx4)9 (Sx2, S. 3) are complementary 
switching pairs, x--a, b, c. The operating principle can be explained with the help of the 
following Table 7.2. Through the different switch states of IGBTs, each phase voltage can 
take up three values as follows: - Vd, 12,0, + VdA 
Table 7.2: Switch state and phase output of the thrce-level FC converter 
Switch State Phase output 
Sx I Sx2 SA SA vxO 
1 1 0 0 + Vd, 12 
1 0 1 0 0 
0 1 0 1 0 
0 0 1 1 
Fig. 7.6 illustrates the PS-MSPWM control method. There are two carriers which are 
phase-shifted by 180' (i. e., half of the carrier period), and three sinusoidal reference 
signals which are phase shifted by 120' (i. e., one third of the modulating period). The 
PWM gate signal for any individual switch is determined by comparison of the 
corresponding triangular carrier with the modulating reference sinusoidal signal. T, is the 
carrier period, T,, is a period of the sinusoidal wave. Taking phase A as an example, the 
PWM gate signal for S,,, is generated by the direct comparison of carrier I with reference 
A, while the gating signal for Sa2 results from the direct comparison of carrier 2 with 
reference B. The same rule applies to all other phases and the required phase-shifts must be 
adhered to. 
Carrier I Carrier 2 Reference 
III-A 
Reference 
R 
Reference 
ýC 
Fig. 7.6: PS-MSPWM method for the three-phase three-level FC converter. 
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7.4.2 PWM Generator 
LF2407 DSP provides the PWM waveform generation via its event managers. There are 
two event managers, named EVA and EVB in the peripherals of the LF2407 DSP. They 
are identical to each other in terms of functionality. Register mapping and bit definitions 
are also identical, with the exception of naming conventions and register addresses. The 
block diagram of the EVA is shown in Fig. 7.7. Each event manager consists of General- 
Purpose (GP) timers, full compare units, capture units, and Quadrature Encoder Pulse 
(QEP) circuit. It is very convenient to make use of the GP timers and the compare units of 
the event manager to generate PWM waveforms. 
PWM Channels Assignment 
The three-phase three-level FC converter needs 6 pairs of complementary PWM signals 
with the dead band to avoid shoot through fault. Two full compare units in the EVA and 
EVB can undertake this task. This is possible because there are three full compare units in 
each event manager module. Each full compare unit has three compare registers, called full 
compare and associated with each PWM channel pair. It also has software programmable 
dead band modules. Fig. 7.8 illustrates the assignment of PWM channels to 12 switches on 
the three-phase three-level FC converter. 
Reset ýT INT2,3,4 
-EVControlRegisters/Logic 
GP Timer I Corr 
GP Timer I 
TCLKINA/TDIRA 
ADC Start 
Compare Unit I 
Compare Unit 2 
Compare Unit 3 
GP Timer 2 Corn 
GP Timer 2 
Captrue Units 
Fig. 7.7: Block diagram of the event manager EVA. 
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Fig. 7.8: The assigment of PWM channels for a three-phase three-level converter. 
As mentioned before, the complementary switches of the FC converter need the dead band 
control that can be easily realised by the software dead band generator modules associated 
with the full compare units. The DSP controller TMS320F2407 has such a programmable 
dead band generator to insert a dead band between two PWM outputs (PWMI&2, 
PWM3&4, and PWMS&6). The polarity of PWM channels (active high or active low) can 
be controlled using the compare Action Control (ACTR) register. The appropriate dead 
band between two PWM outputs can be inserted using the Dead Band Timer CONtrol 
(DBTCON) register. The dead band circuitry of the TMS320F2407 reduces the active 
portion of the odd PWM channels (PWM1, PWM3, and PWM5) from the leading 
transition end. However, the dead band circuitry of TMS320F240 increases the active 
portion of the even PWM channels (PWM2, PWM4, and PWM6) from the lagging 
transition end. 
Regular PS-MSPWM Implementation 
Usually, the regular sampling of the SPWM method is used in the DSP controller. Unlike 
naturally sampling SPWM method, this method takes regular periodic samplings and uses 
the sample-and-hold data as the modulation signals in the predictions of the pulse widths in 
the SPWM strategy. By making use of regular sampling, the DSP can be free to perform 
computational functions, including the computation of the switching times which are then 
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loaded onto the counters. It should be indicated that the accuracy of regular SPWM method 
relies on the value of the frequency modulation ratio mf which is defined as the ratio of the 
switching frequency f, to the modulating reference frequency fi, The higher tile mf, the 
higher accuracy. Since mf is reasonably large, the reference value can be assumed to be 
constant over the entire switching period. 
Fig. 7.9 illustrates the regular sampling PS-MSPWM for the three-phase threc-level FC 
converter. The timer counter is operating in continuous up/down mode. The sampling 
instants occur at timer 1 period interrupt (i. e. counter value equals to one half of the period 
of the carrier 1). The sampling frequency is f, Applying sample and hold, the original 
modulation signal becomes the stepped waveform, the modulation value is held constant in 
the sampling period T, The sine value is read from a look up table and then the computed 
reference values are loaded into compare registers. When compare match event happens, 
i. e., when the value of the counter is found to be equal to the value loaded in the compare 
register, a PWM waveform will be generated automatically. Here, DBT refers to the dead- 
band time between the complementary PWM outputs which are configured as active high 
and active low respectively. 
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Fig. 7.9: Regular PS-MSPWM implementation on the DSP Event manager. 
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Software Organisation 
The software implementation is illustrated in Figs. 7.10 and 7.11. In Fig. 7.10, x stands for 
A or B. The main program shown in Fig. 7.10 consists of LF2407 DSP CPU and its 
peripheral initialisations, for example, Phase-Locked-Loop (PLL), watchdog, event 
manager, interrupt and so, together with some parameters associated with the sine wave 
value. The Interrupt Service Routine (ISR) shown in Fig. 7.11 is invoked every 625 Its (1.6 
kHz) by the GP Timer I period interrupt, in which compare registers are updated with 
normalised sine values to generate the sine wave modulated PWM signals. Normalisation 
of the sine value is to prevent the compare value from being negative. 
START 
CPU Initialization 
- SCSRI and SCSR2 rcgs 
- Watchdog disable 
- Shared 1/0 pins 
Timer I and 3 Setup 
- Disable timers 
- Configure GPTCONx 
- Clear counters 
- Set period registers 
- Set Compare units 
- Configure DBTCONx 
- Configure ACTRx 
- Configure COMCONx 
- Enable timers 
Sine Table Setup 
- Initialize Toptable 
- Initialize MODREG 
- Set step size 
Interrupt Setup 
- Clear core flags 
- Enable core interrupts 
- Clear EV flags 
- Enable EV interrupts 
- Enable global interrupt bit 
I Main Loot) I 
END 
Fig. 7.10: Main program flowchart of the DSP controller for the three-phase three-level FC 
converter. 
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Fig. 7.1 1: TlPINT interrupt service routine flowchart of the DSP controller for the three- 
phase three-level FC converter. 
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In the main program, the initialisation of some related modules covers: 
PLL Module 
The first module that needs to be configured is the PLL module. The PLL clock module 
provides all the necessary clock signals for the LF2407. It is important to know the speed 
of the CPUCLK in order to create the proper PWM frequency. Since the TMS320LF2407 
EVM is equipped with a 15 MHz crystal oscillator. The core CPU receives CLKIN/2 as 
CPUCLK by hardware setting. After reseting the PLL clock module defaults to 
CPUCLK*4, the resulting CPUCLK frequency is 30 MHz. System Control and Status 
Register I and 2 (SCSR1 & SCSR2) are used to configure the PLL module. 
CPUCLK (Hz) = CLKIN(OSC) x 
PLL Multiplication Ratio 
(7-4) 
PLL Divide by 2 
Digital 1/0 Ports 
Because the Digital 1/0 Ports pins are shared with pins of other peripherals of the 
TMS320F2407, the pins necessary to output the PWM signal need to be configured. 
Specifically, the Output Control Register A (OCRA) needs to be configured. 
Event Manager Module-General Purpose Timer 
Once the CPUCLK frequency has been determined from the PLL module and the output 
pin has been configured for the PWM outputs, the GP Timer I and Timer 3 in the Event 
Manager Module can be configured. To create a PWM signal, the registers General 
Purpose Timer Control Register (GPTCON), Timer x Counter Register (TxCNT), Timer x 
Period Register Buffer (TxPR), Timer x Control Register (TxCON), Dead-Band Timer 
Control Register x (DBTCONx), Compare Action Control Register x (ACTRx), and 
Compare Control Register x (COMCONx) need to be set. 
To create an asymmetric PWM signal, the timer is set to the continuous-up count 
mode, while if a symmetric PWM signal is desired, then the timer should be set to the 
continuous-up/down count mode. Since the CPUCLK is 30 MHz, it is easy to obtain a 
1.6kHz signal without pre-scaling the input clock, thus the prescale is set to divide by I- 
PWMCLK (Hz) = 
CPUCLK 
(7-5) 
Input Clock Prescaler 
In addition, some parameters have to be calculated in advance before programming as 
follows: 
* The value loaded into the timer period register TxPR (here, x=1 or 3) 
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This value is determined by the PWM carrier frequency and the frequency of the clocking 
signal. Suppose it is desired to generate 1.6 kHz PWM (625 gs) using a 30 MlIz (33.3 ns) 
CPU clock to drive the GP timer with the -- I prcscale option. The value needed in the 
period register is then: 
Symmetric PWM: 
switching period 625, u s TOR =2 (timer period) 2x(33.3ns) 
= 9384 = 24A8h (7-6) 
Asymmetric PWM: 
TxPR = 
switching period 
_I= 
625, us 
_I= 18767 = 494A (7-7) timer period 33.3ns 
Since the GP Timers start counting from zero, to calculate the value that should be loaded 
into the period register, I should be subtracted from the calculated value obtained to input 
into register T1PR. Similarly, to find the correct value in the compare register, I should 
also be subtracted from the calculated value obtained to input into compare register. 
* Step value 
To be able to control the frequency of the modulation with some accuracy, a method based 
on the modulo mathematical operation is used (i. e. any overflow is disregarded and only 
the remainder is kept). Here, a 16-bit counter named MODREG is used to determine the 
location of the next value. A step value is added to the counter every time a new value 
from the sine table is to be loaded. 
Step Value= 
T. 
(7-8) 
where, T,, is the desired modulating wave period, T, is the time period between each 
update (in this case, the PWM carrier period), n is the number of bits in the counter register 
(n=16). The above formula also means that the frequency of the modulated PWM signal is 
proportional to the step value and inversely proportional to the size of the counter register 
and the period at which the routine is accessed. 
,. f 
Normalised reference sine value V,. ' 
TxPR 
-- (Vf + 1) (7-9) 2 
Here, V,, f is the original sine value from the look-up table. 
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The generation of the sine wave is performed using a look up table. Three reference sine 
waves share a look-up table that has 256 entries, angle range of 0-360 degree and Q15 
number format with range [- 1,1]. 
Since this prograrn is interrupt driven, once the registers have bcen set for the PWM 
signal, the program can be ended with an unconditional branch and the output will 
continue because of the interrupt structure. The output will stop when the user halts tile 
program or the software masks the corresponding interrupt levels. 
7.5 Single-Phase Five-Level FC Converter 
A single-phase five-level flying capacitor converter prototype based on the 
TMS320LF2407 DSP and IGBT VSI was developed. Its building block diagram is shown 
in Fig. 7.12. The system is composed of the power circuit, the charging circuit, voltage 
and current transducers, voltage and current sense amplifier circuit, signal conditional 
interface board, and drives. In the following sections, each main circuit design and some 
practical issues encountered during the development are discussed. 
7.5.1 Power Circuit Design 
A generic circuit diagrarn of single-phase five-level flying capacitor converter has been 
shown in Fig. 4.1. Its operating principle has been described in Chapter 6. When designing 
the practical power circuit, the following issues need to be considered. 
Latchup in IGBTs 
When the continuous on-state current exceeds a critical value, it may latch up at drain 
current values less than the static current value under dynamic conditions when the IGBT 
is switching from on to off. Once the IGBT is in latchup, the gate no longer has any control 
of the drain current. If latchup is not terminated quickly, the IGBT will be destroyed by the 
excessive power dissipation. 
There are several steps that can be taken to avoid latchup. One step is to design circuits 
where the possibilities of overcurrents that exceed IDm are minimised. However, it is 
impossible to eliminate this possibility entirely. Another step that can be taken is to slow 
down the IGBT at turn off. This increase in the turn-off time is easily accomplished by 
using a larger value of series gate resistance RG. 
In the prototype, a latch-up free SEMIKRON IGBT module was employed. 
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Fig. 7.12: Building block of a single-phase five-level FC converter. 
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Reduction of Stray Inductance 
Care must be taken when designing the layout of the power circuit, high dildt exists during 
the IGBT turn-on and turn-off and high over voltages will be generated in the event of a 
substantial high stray inductance. Some steps of reducing the stray inductance can be made 
in drive circuit, bus bar, and leads in the circuits or circuit layout. For example, to 
minimise stray inductances, the floating capacitor must be arranged as close as possible to 
the IGBT modules. These modules are connected with multi-layer busbars instead of 
cables [15]. 
(1) Minimise stray inductance in drive circuits 
In minimising the stray inductance, all power devices should be treated as four terminal 
devices having two control terminals and two power terminals. To facilitate the 
reduction of the stray inductance, in high-power switch modules, manufacturers 
provide a separate emitter terminal for the connection of the drive circuit. 
(2) Reduction of stray inductance in the bus bar 
Leakage or stray inductance in power supply leads (bus bars) can be a problem in 
circuits that experience large values of dildt. Copper strips, with a thin insulator 
sandwiched between them comprises a transmission line and provides an excellent 
means of reducing the stray inductance. Moreover, they have the added benefit of 
reducing stray magnetic flux and hence EMI. Using such strips establishes the upper 
limit in reducing stray inductance, but it may be clumbersome in practice. The actual 
design then can be adapted to meet the manufacturing and cost constraints. 
(3) Minimise stray inductance in leads connecting drive with power switches 
In many designs, the basic drive circuit may be on a printed circuit board at some 
distance away from the power switch, which is mounted on a heat sink. A twisted pair 
should be used to minimise the stray inductance and the inductive pick up of noise in 
the base and emitter terminals to avoid oscillations and the problem of retriggering at 
the turn-off of the IGBT- 
Reduction of Over-Voltage 
During the IGBT turn-on and turn-off, large over-voltages may develop across due to large 
values of dildt if high stray inductance exists. To reduce the over-voltage, besides careful 
circuit layout considerations to reduce the stray inductance existing in circuits, snubber 
circuits or control of the turn-off times can be used to further reduce the over-voltage. 
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Additionally, a polypropylene capacitor with very low inductance can be mounted dircctly 
across the IGBT to reduce voltage sparks across the IGBTs. 
The voltage variation across the flying capacitor is inversely proportional to the 
capacitance and proportional to the load current which is related to the load conditions in 
tenns of eq. (7-10). 
Imp A V, 
C. 
(7-10) 
Here, AV, is the voltage variation across the flying capacitor, i,,, p is the current flowing 
through the capacitor, C, is the capacitance, A t. is the variation time, i,, is the load current, 
is the switching frequency, d, is the duty cycle of i,,, p. It can be seen from the above 
equation that the capacitor's voltage inevitably varies in some range around the average 
nominal voltage. Large capacitance value, high switching frequency, and/or low output 
current all contribute to low voltage variation. However, when a large capacitance is 
chosen, the volume is increased along with cost and packaging. 
In addition, as mentioned before, the average voltage across the flying capacitors 
inevitably deviates from the nominal value due to the non-ideal power switches. So the 
voltage balancing regulator is necessary. It could be implemented via hardware or 
software. In this design, the flying capacitor voltage balancing is completed through the 
software via a DSP controller. Its principle has been given in Chapter 5. Table 7.3 lists the 
main parameters of the prototype. 
Table 7.3: Parameters of the prototype of single-phase five-level FC converter 
Items Description 
DC Voltage Vdý=120 V 
DC bus capacitors CI=C2=1500 ý&, 350 V 
Flying capacitors C3=C4=C5=1500 gF, 350 V 
Load R=45 91, L=1 0 mH 
Switching frequency f, -=1600 Hz 
Line frequency fý=50 Hz 
Power device (IGBT) SKM75GB 123D, I, =75 A, VcEs=1200 V 
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7.5.2 Charging Circuit Design 
The structure of a flying capacitor multilevel is built in such a way that the flying capacitor 
need to be charged to their desired voltage levels prior to switching of the inverter. As 
shown in Fig. 4.1, VcI, Vc2, and Vc3 need to be charged to 3 VdC14, VdC12, VdC14 respectively 
before the converter moving into the normal operation. Fig. 7.12 illustratcs a five-lcvcl FC 
converter with a pre-charging circuit. There is a pre-charging circuit inside the dottcd box. 
This pre-charging circuit is composed of eight resistors with the same value, switch S7, 
and switch S8. Switch S8 includes six switches, formed by two relays, each with three 
switches. These six switches are controlled by one signal and can be regarded as one 
switch labelled S8. The eight resistors are connected in series to form a voltage divider. 
This series of resistors is connected with main power circuit through S7, and with three 
flying capacitors through S8. The operation of the pre-charging circuit is realised in terms 
of the following procedures. First, turn off all the power switches S,,, to Sa8, turn on the S7, 
then turn on the S8. The charging circuit begins to charge Cl, C2 and C3. Second, when the 
voltages across flying capacitors VC1, Vc2, and VC3 are measured to reach the desired value 
3 Vd, 14, VdA, Vd, 14 respectively, turn off S8, then turn off S7, to remove the charging circuit 
from the main power circuit. Third, run the DSP program and output the PWM gating 
signals to the power switches, thus the converter enters into the normal operation. 
Additionally, it should be noted that it is not enough to turn off all the power switches 
to stop the operation of the converter. Since there is energy in flying capacitors, the energy 
stored in the capacitors must be released before a new operation begins for safety. It can be 
completed with the help of this charging circuit, but now acting as a discharging circuit. 
The procedure is similar to the charging procedure. First, turn off all the power switches, 
then turn off the power supply. Second, turn on S7, then turn on S8, and the flying 
capacitors will discharge through the eight resistors quickly. Third, turn off S8, then turn 
off S7 after that Vci, Vc2, and Vc3 decrease to 0 Volts. 
7.5.3 Voltage and Current Measurement 
The three voltages across flying capacitors, VcI, Vc2, Vc3 and load current i,, need to be 
measured for the voltage balancing controller. 
Voltage Measurement 
The voltage transducer LV 25-P from LEM is employed for voltage measurement. This 
PCB mounting VT, based on the use of Hall effect, is suitable for the electronic 
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measurement of voltage associated with DC, AC, and impulse circuits. The unit provides 
galvanic isolation between the primary and secondary circuits. In order to enable a voltage 
to be measured a current proportional to the measured voltage must be collected through an 
external resistor R1, selected by the user, in series with the primary circuit of the unit. This 
type of VT provides an instantaneous output and has the advantage of high accuracy, good 
linearity, fast response and good isolation. Its circuit connection is shown in Fig. 7.13. 
+HF 
R, 
+15V 
ov 
-15V 
. -Hr 
Fig. 7.13: Circuit connection of the voltage transducer. 
Here, the primary circuit of the transducer must be linked to the connections where the 
voltage has to be measured. A positive output current is obtained on terminal M (i. e. Is is 
positive) when a positive voltage is applied on terminal +HT of the primary circuit. The 
selection of the primary resistor R, is based on two rules: accuracy and operating range of 
the VT. Since the transducer's optimum accuracy is obtained with the nominal primary 
current, as far as possible, R, should be calculated so that the nominal voltage to be 
measured corresponds to a primary current of 10 mA. 
For example: Voltage to be measured V, =250 V 
(1) RI=25ki-2/1 OW, lpi, =l 0 mA, Accurary--±0.6% of V, at 25 T. 
(2) RI=50kf)J5W, Ipim=5 mA, Accurary--±1.2% of V,, at 25 OC. 
operating range: Taking into account the resistance of the primary windings (which is 
250 K2, must remain low compared to RI, in order to keep thermal deviation as low as 
possible) and the isolation, this transducer is suitable for measuring nominal voltage of 10 
V to 500 V. 
in the secondary side, there are three terminals that are used to provide the power 
supply and measure terminal. Here, the power supply is ±15 V, the measuring resistor 
RAi=160 C2 (the range should be 100 to 350 fl, with ±l5V@±l0mA,, a,, ), conversion ratio 
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KN is 2500: 1000, Primary nominal rms current IpA, =10 mA, Secondary nominal rms current 
IsA, =25 mA. Primary nominal rms voltage VpN=500 V, Maximum measurable voltage 
Vp; --700 V, overall accuracy at 25 T is ±0.6% of IN, linearity <0.2%, response titne< 40 gs. 
A 27 LQ fixed resistor and a5M variable resistor is chosen as R, for the prototype. 
Current Measurement 
Often in high-power applications, electronics isolation is required between the current to 
be measured and the control electronics. For AC current, current transformers can be used. 
If there is a DC bias in the current, the current transformer will not work. The 
instantaneous current must be measured that includes the DC bias. In such cases, the 
current can be measured by a Hall-effect current sensor. In this current sensor, the 
secondary winding is applied a compensating current such that the field in the toroid is 
kept at zero. In this way, current from DC up to 100 kHz bandwidth can be measured. 
The current transducer LA 125-P from LEM is employed. This compact, low profile 
PCB mountable CT employs the Hall effect principle to accurately measure AC, DC, or 
complex current. The transducer uses the feedback operating technique and has high 
accuracy analogue outputs. The primary current is sensed by passing the conductor through 
a hole. This type of CT has such advantages as excellent accuracy; very good linearity; low 
temperature drift; optimised response time; wide frequency band with; no insertion losses; 
high immunity to external interface; current overloaded capability. Its circuit connection 
diagram is shown in Fig. 7.14. 
LEM IR 
---o-15V 
LA 125-P 
m ov 
'I 5V 
0 NC 
Fig. 7.14: Circuit connection of the current transducer. 
In the secondary side, there are four terminals. One terminal named NC is useless, the 
other three terminals are used to provide the power supply and the measure terminal. Here, 
power supply is ± 15 V, measuring resistor RAi=5 0Q (the range should be 25 to 74 fl, with 
±15V@: L125An, a. ), conversion ratio KN 
is 1: 1000, Primary nominal rms current IpV=125 A, 
Secondary nominal rms current IsN=125 mA. Measuring range is limited to IpN=±200 A, 
overall accuracy at 25 T is ±0.6% of IpN, linearity <0.15%, response time< 1 gs. 
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When using the above CT, care must be taken. For example, dynamic pcrforrnanccs 
(dildt and response time) are best with a primary bar in low position in the through hole. In 
order to achieve the best magnetic coupling, the primary windings have to be wound over 
the top edge of the device. When measuring lower currents than the nominal 125 A, an 
increase in sensitivity can be achieved by increasing the number of times the primary 
current conductor passes through the centre hole. For example, to measure 12.5 A using IpN 
-125 A CT, 10 passes of the cable can be arranged giving 125 ampere turns and a full 
output current or voltage signals is derived. 
7.5.4 Voltage and Current Sense Amplifier Circuit 
Usually, the measured voltages and current need to be scaled and/or level shifted to bring 
them into the range of Analogue-to-Digital Converter (ADC) by using the voltage and 
current sense amplifier circuit shown in Fig. 7.15. 
Rs Rs 
+15V R R4 
'16 
R4 
+-0 11 R6 
R 
j5 
VS 
R 
_Al IVI 
+ VT 
A2 V. To ADCIN 
or M+0 
CT +I RIVIR 
RRIR3 
mm7 R7 R 
1-50V R2 
OV I 
Fig. 7.15: The voltage and current sense arnplifier circuit. 
The above voltage and current sense amplifier circuit consists of two amplifiers. The first 
one employs difference amplifier whose input is measuring voltage from the CT or the VT. 
The objective of employing such a difference amplifier is to minimize the impact of the 
measuring circuit in the measured quantity. Because the input impedance of the difference 
amplifier can be regarded as infinitely large so that it does not affect the measuring 
voltage, thus increasing the accuracy of the measurement. The second one acts as 
proportional amplifier and level shifting. The output functions of the two amplifiers are 
expressed as: 
Kl = -Vm 
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V. =- 
(500 + RIR2 ) V., + 
(1000+RIR2) 
VS 
1OR2 IOR2 
vs = 
5-R5 
Rs +R6 
(7-13) 
Replace eqs. (7-11) and (7-13) into (7-12), the total relationship between the input and 
output is expressed as: 
(500+RIR2) (1000+RIR2) 5R5 
-v =kl Vm +k (7-14) V. IOR2 m 1OR2 R +R 
2 
For the voltage amplifier, no level shifling is needed because the voltages are DC values. 
So let Vs becomes zero via adjusting the resistor R6. Adjust the resistor R3 (R3 is the sum of 
the R, and R2) to change the kj. For the current amplifier, input current needs to be scaled 
and level shifted to bring the output voltage into the range of ADC because the input 
current is AC current, while the ADC inputs require the range of OV to 3.3 V. The output 
current, the corresponding sensor output voltage Vm, the input voltage to ADC channel, 
and the resulting ADC data register values are listed in Table 7.4. The counterpart of the 
voltage scaling is listed in Table 7.5. 
Table 7A Output current scaling and level shifting 
I, (A) vm M vo M ADCFIFO 
+3 1.25 3.3 FFCOh 
0 0 1.65 7FCOh 
-3 -1.25 0 0000h 
Table 7.5: Voltage scaling 
VC1 M vm M VO M ADCFIFO 
+100 2 3.3 FFCOh 
0 0 0 0000h 
7.5.5 DSP-Based Controller Design 
The block diagram of a DSP-based controller with some interfaces is shown in Fig. 7.16. 
As mentioned before, four signals are required to implement the control algorithm: three 
voltages across flying capacitors, and output current. These instantaneous signals i,,, VcI, 
VC2, Vc3, are all sensed and conditioned by the voltage and current amplifiers inside the 
block labelled Voltage and Current Sense Amplifier. The sensed signals are then fed back 
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to the DSP by the four ADC channels ADCINO, ADCINI, ADCIN2, and ADCIN3, 
respectively. The digitised sensed voltages VC1, Vc2, Vc3, are each compared with their 
desired reference voltages Vcl*, Vc2*, Vc3*, and the differences arc fed into the PI 
regulators PII, PI2, and P13, respectively. The outputs of PI regulators multiply the sign of 
the output current i,, which has positive sign when it is greater than zero, while it has 
negative sign when it is lower than zero. The products of the outputs of PI regulators and 
the sign of the current 4, are inputs for the Balancing Control Algorithm block. The final 
adjusted new reference modulating values from balancing control algorithm block are sent 
to the PWM generator which produces four PWM outputs. Below, each used module in the 
controller is explained. 
S. 1 S., 
S. 2 So 
S. ) S. 6 
S. 
4 
S. 
3 
Fig. 7.16: Block diagram of a DSP-based FC converter controller for the single-phase five- 
level FC converter. 
ADC Module 
The ADC module in the 2407 provides a flexible interface to event managers A and B. The 
ADC interface is built around a fast, 10-bit ADC module with total conversion time of 500 
ns (SIH + conversion). The ADC module has 16 channels, configurable as two independent 
8-channel modules to service event managers A and B. The two independent 8-channel 
modules can be cascaded to form a 16-channel module. Although there are multiple input 
channels and two sequencers, there is only one converter in the ADC module. 
Some main functions of the ADC module is listed as follows: 
10-bit ADC core with built-in S/H. 
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" Fast conversion time (S/H + Conversion) of 500 ns. 
" 16-channel, mixed inputs. 
" Autosequencing capability provides up to 16 "auto conversions" in a single session. 
Each conversion can be programmed to select any 1 of 16 input channels. 
" Sequencer can be operated as two independent 8-state sequencers or as one large 16- 
state sequencer (i. e., two cascaded 8-state sequencers). 
" Sixteen result registers (individually addressable) to store conversion values. 
" Input Analogue Voltage Reference: VREFLO and VREFHI. 
" Multiple triggers As sources for the Start-Of-Conversion (SOC) sequence. 
- S/W - software immediate start. 
- EVA - Event manager A (multiple event sources within EVA). 
- EVB - Event manager B (multiple event sources within EVB). 
Fig. 7.17 shows the simplified functional block diagram of the 2407 ADC module. The 
two 8-channel modules have the capability to autosequence a series of conversions; each 
module has the choice of selecting any one of the respective eight channels available 
through an analogue mux. In the cascaded mode, the autosequencer functions as a single 
16-channel sequencer. On each sequencer, once the conversion is complete, the selected 
channel value is stored in its respective RESULT register. Autosequencing allows the 
system to convert the same channel multiple times, allowing the user to perform 
oversampling algorithms. This gives increased resolution over traditional single-sampled 
conversion results. 
Since ADC only has a resolution of 10 bits, while the registers of timer are 16 bits. 
Scaling has to be done for Result Registers ADCFIFOs before the values in them involve 
the calculation. This is realized by shifting the ADCFIFO register result to the right so that 
the Least Significant Bit (LSB), which resided at bit 6, now resides at bit 0. By shifting 
ADCFIFO, the maximum values go from FFCOh to 3FFh, and the minimum value (above 
0) goes from 40h to I h. 
To obtain the specified accuracy of the ADC, proper board layout is very critical. To 
the best extent possible, traces leading to the ADCINn pins should not run in close 
proximity to the digital signal paths. This is to minimise switching noise on the digital lines 
from getting coupled to the ADC inputs. Furthermore, proper isolation techniques must be 
used to isolate the ADC module power pins (such as VCCA, VREFHI, and VSSA) from 
the digital supply. 
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Fig. 7.17: Block Diagram of the 2407 ADC Module. 
The PI Controller Implementation in the DSP 
The PI regulator PIl, PI2 and P13 are based on transform function Gv(s): 
Gv (s) = 
V, (S) 
= Kp + ýEl- (7-15) E, (s) S 
This is an analogue form and need to be transformed to the equivalent digital form before 
being implemented by the DSP controller. Using bilinear transformation, the PI regulator 
can be expressed as: 
G, (s) = 
V, (s) 
= 
K,, + K, z-' (7-16) 
E, (s) I-Z-I 
Therefore the final form of the digital PI controller is: 
V, (n) = KOE, (n) + K, E, (n - 1) + V, (n - 1) (7-17) 
155 
where Ko = Kp + 
K, , Tamp (7-18) 
2 
K, = -Kp + 
K, *Tsamp 
(7-19) 
2 
T,,,,,, p= 1/1600=6.25xlO-4 (s), T,,,. p is the sampling time, here equals to the carrier period Ts. 
Voltage Balancing Control Algorithm 
The principle of the voltage balancing control algorithm and its detailed implementation 
steps have been presented in Chapter 5. Now it should be mentioned that there are two 
important rules needed in the PWM adjustment. 
(1) The adjusting time for any switching states should not exceed its maximum width. 
(2) For every individual switching points, its new value after adjustment must not be 
greater than the value in the period register and not less than zero. Fig. 7.18 illustrates 
this rule. 
F- 
0 
12.0 
00 
. lr-DT3 -11 pr 
Fig. 7.18: PWM adjustment limitation. 
Here, t,,, tff are original unadjusted values, At,, Aty are adjusting times for t,,, and t,, ff 
respectively. 4, ', tfff are new adjusted values. AG, Aty are must satisfy the following 
conditions: (provided At, Aty are greater than zero. ) 
tx 
T, 
-t on 2 
ty 
T. 
-t 2 ff 
and At, < ton 
(7-20) 
and A ty < toff 
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PWM Generator 
The DSP LS2407 has four GP Timers which are just used to generate four triangular 
carrier signals. In order to produce four carrier signals which arc phase-shiftcd by 90 
degrees, Timer I and Timer 2 are set to be synchronized to start with different counter start 
value. Similarly, Timer 3 and Timer 4 are also set to be synchronized to start with different 
counter start value. Timer 3 and Timer 4 begin to start only with TA delay after Timer I 
and Timer 2 start counting. For simplicity, the reference sine value is read from the look- 
up table. The comparison of carriers and reference signal generate four PWM signals 
which output to an interface board which provides complementary four signals for PWM 
inputs. These four complementary pairs of PWM signals are then carried to the two IGBT 
drive cards (SEMIKRON Semidriver SKH161). The drive cards can generate all 
complementary signals with added interlock times of the lower switches and include the 
fast error shut down for all gate signals for power switches. 
Software Organisation 
Fig. 7.19 shows the interrupt structure on the controller for the single-phase five-levcI FC 
converter. Timers I to Timer 4 are used to generate four carriers. Two interrupts are used: 
Timer 2 Period Interrupt (T2PINT) and Timer 2 Underflow Interrupt (T2UFINT). 
E-4 
t 
C14 
t 
cn 
t 
0 
F4 
No- t 
"4-Delay Tj2-*' 
Fig. 7.19: Interrupt structure for the closed-loop control of the single-phase five-level FC 
converter. 
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Fig. 7.20 shows the flowchart for the main program. First, the program initialises the 
system and all the variables. As mentioned before, such initialisation includes system 
initialisation (i. e. CPU initialisation), event manager (EVA and EVB) setup, sine table 
setup, which is the same as the description in the main flowchart of the three-phase three- 
level FC converter shown in Fig. 7.10. Then it enables the desired interrupt, starts the 
timers, and loops in the background routine performing all the non-time critical functions. 
One of the CPU core interrupts INT3 stops execution of this background routine and the 
program branches to the interrupt service routine. The main program is interrupt driven. 
Once the proper registers have been set to create the PWM signal, the program can be 
ended (i. e., with an unconditional branch) and the PWM signal will continue to be output 
until the program stops the signal through software or the program is halted by the uscr. 
START 
Initialisation 
Enable core interrupt INT3 
Enable Timer 2 underflow 
and period interrupt 
Start Timer I& Timer 2 
2/T, Delay 
Start Timer 3& Timer 4 
INT3 
Fig. 7.20: Main program flowchart of the DSP controller for the single-phase five-level FC 
converter. 
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INT3 interrupt sources are Timer 2 underflow and period interrupt. As shown in Fig. 7.21, 
once this is determined, the program branches to the corresponding intcrrupt scrvicc 
routine. 
Start 
INT3ISR 
2 Underflow Yes T2UFINT ISR 
_Interrupt 
? and return 
No 
T2 Period T2PIINT ISR 
Interrupt '? and return 
No 
Phantom ISR 
and return 
I 
Fig. 7.21: INT3 interrupt dispatcher flowchart of the DSP controller for the single-phase 
five-level FC converter. 
In the T2UFINT ISR shown in Fig. 7.22, the program mainly completes the calculation of 
the sine reference value, and then update the compare registers to make DSP automatically 
generate the PWM outputs. Firstly, the program reads the sine value from the look-up 
table, and then calculates the sine reference value by multiplying the sine value collected 
from the table by the amplitude modulation ratio m,,. Secondly, the program normalises the 
V,., f to guarantee the value to compare register being positive. Finally, the program updates 
the compare registers with the normalised V,,;. This is the DSP-based open-loop 
controller without flying capacitors voltages control. If flying capacitors voltages control is 
wanted, the program call AD_Read subprogram in which Vcj, VC2, Vc3, and i. are read 
from ADCFIFO. Since AD conversion is set to start by Timer 2 underflow in the main 
program. When T2UFINT happens, AD conversion begins. In the AD_Read subprogram, 
every value is sampled four times and their average is taken as the final AD value to 
increase the accuracy of the measurement. Next, the error value Ev is calculated which is 
difference between the reference value and the value from AD module. Following that, 
executes PI_Controller and Voltage Balancing Controller subprogram to modify the PWM 
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switching points which are transformed to the corresponding sine reference values. After 
completing the calculation, the four values related with tl,,,, t2on, t3o,, and t4o, are loadcd to 
TICMPR, T2CNTR, T3CMPR and T4CMPR respectivcly. 
Start 
T2UFINT ISR 
Read the sine value 
V from Table 
Calculate Referenc 
Value V,,,, F: =m,, *V 
Normalizafion 
of V, 
I 
No 
?> 
Load V, 
-, to 
Four Run Voltage 
Controller ? ComparAegisters 
Yes 
Call 
AD_Read 
Calculate the Ev 
Call 
PI-Controller 
Clear EV 
Interrupt Flag 
Call Voltage 
Balancing Controller 
Enable Interrupt 
Update the Compare 
Registers with t, O,,, t2o,,, t3o,, and t4on 
H C-Reltum 
Fig. 7.22: T2UFINT ISR flowchart of the DSP controller for the single-phase five-level FC 
converter. 
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In the T2PINT ISR whose flowchart is demonstrated in Fig. 7.23, the program loads 
T1 CMPR, T2CNTR, T3 CMPR and T4CMPR with tj ýff, t2off, t3off and t4off respcctivcly. 
Fig. 7.23: THINT ISR flowchart of the DSP controller for the single-phase five-levcl FC 
converter. 
7.6 Experimental Results 
The experiments were carried out on the low-power three-level and five-level FC converter 
test circuits to evaluate the open-loop DSP controller. Fig. 7.24 shows the test circuit. 
W7 
'47MOMR-4N 
71MAU 
--I-, 
41b -4ft ift 
"s. 4104 
Fig. 7.24: The developed test circuit. 
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Fig. 7.25 and Fig. 7.26 show the PWM signal outputs taken from the DSP card. Fig. 7.25 
illustrates the switching signals for S,,, and Sa2 on the three-level FC converter. The 
switching signals for SA and Sa4 are complementary to Sal and Sa2 rcspectivcly; thcrcrore, 
their signals are not shown here. Fig. 7.26 illustrates a close view of switching signals for 
SaIq Sa29 SO and Sa4 on the five-level FC converter. The phase output voltage VAO and phase 
output current i, waveforms with pure resistive load and inductive load respectively on the 
three-level FC converter are shown in Fig. 7.27 and Fig. 7.28. Fig. 7.29 and Fig. 7.30 give 
the corresponding experimental results on the five-level FC converter. 
rek Run IA jAuto 
.......... ......... 
...... ..... if 
v &. FMiS 7 nLN v iLRAI-3 nA-, 4 11 Cl, Ir A'A n-C 
26 Noy 2002 
I I: I S: 33 
Fig. 7.25: PWM signal outputs for the three-level FC converter from the DSP (f, =1.6 kHz, 
fi, =50 Hz, m,, =I. O). Chl: Switching signal for S,,,; Ch2: Switching signal forS. 2. 
lbkStOD 
Ch2 Pk-Pk 
4,40 V 
M RMS 
1.62 v 
iiiiiiiiiiiiiiiijil 
Mown 
777-1021 5mGO V -011 2001AS I Ch II 900j Chil 3.00V 
Fig. 7.26: PWM signal outputs for the five-level FC converter from the DSP =1.6 kHz, 
f, =50 Hz, m,, =1.0). Chl: Switching signal for S,,,; Ch2: Switching signal for Sa2; Ch3 
Switching signal for SO; Ch4: Switching signal for SA- 
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27jan 2003 
18: 20: 22 
Fig. 7.27: Output waveforms of the three-level FC converter with the pure resistive load 
(f =1.6 kHz, f, =50 Hz, m,, =I. O, Vde=20 V, R=1 5 0). Chl: Phase output voltage yAO; Ch2: 
Phase output current i,,. 
Ch2 Freq 
99.14 Hz 
27jan 2003 
10-. 2-0 -0%ýj 20: 25: 22 
Fig. 7.28: Output wavefonns of the three-level FC converter with the inductive load 
(f, =1.6 kHz, f, =50 Hz, Ma=1-0, Vd, =20 V, R=45 Q, L=10 n1H). Chl: Phase output voltage 
vAO; Ch2: Phase output current i,. 
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Fig. 7.29: Output waveforms of the five-level FC converter with the pure resistive load 
(fi=1.6 kHz, f, =50 Hz, m,, =1.0, Vd, =24 V, R=15 n). Chl: Phase output voltage yAO; Ch2: 
Phase output current io. 
7Feb 2001 
IN r0-. 41 0 =0% IM 1: 18 
Fig. 7.30: Output wavefonns of the five-level FC converter with the inductive load (f, =1.6 
kHz, f, =50 Hz, Ma=1-0, Vd, =24 V, R=45 n, L=10 mH). Chl: Phase output voltage v, 4o; 
Ch2: Phase output current i, 
It can be seen from Fig. 7.26 that the four switching signals for the five-level FC converter 
are phase shifted by T, 14. Their switching frequencies are about 1.6 kHz. The phase output 
voltage vAO of the three-level FC converter shown in Fig. 7.27 illustrates vAO has three 
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voltage values. It varies between +Vd, 12 and 0 in the half modulating cycle and then varics 
between 0 and -Vd, 12 in the next half cycle. Fig. 7.29 shows that vAo of the fivc-lcvcl FC 
converter has five voltage values. The Experimental results agree with the simulation 
results and verifies the validity of the designed open-loop DSP controllers for the thrce- 
level FC converter and the five-level FC converter. 
7.7 Conclusions 
This chapter has dealt with the development of the three-phase three-level FC capacitor 
converter prototype as well as the single-phase five-level one. The main components of the 
prototype are presented and discussed from the practical point of view. Different 
controllers are designed. An open-loop controller is designed for the three-phase three- 
level FC converter. A closed-loop controller is designed for the single-phase five-level FC 
converter. TMS320LF2407 DSP EVM is employed as the basis of the controllers. Its two 
general timers and two full compare units are used to generate the six complementary 
PWM outputs as gating signals for twelve power switches in the three-phase three-level FC 
converter. But one 2407 DSP EVM cannot meet the requirement of three-phase five-level 
FC converter. This is because the three-phase five-level FC converter needs twelve pairs of 
complementary PWM signals. However, the LF2407 DSP has only ten independent PWM 
channels out of sixteen PWM channels. So two DSP chips are needed for the three-phase 
five-level FC converter, one DSP chip can only satisfy a single-phase five-level FC 
converter since its four general timers can be used to generate four triangular waveforms 
phase-shiftcd by 90 degrees from each other. After comparing the sine value stored in the 
look-up table, the DSP generates four PWM signals as gating signals for the upper 
switches of a leg, their complementary PWM signals are generated through another 
interface board. 
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Chapter 8: Conclusions 
8.1 Summary 
Compared with conventional two-level converters, multilevel converters can synthesise 
high voltage levels with low harmonics without the use of transforms, thus being suitable 
for high voltage high power applications. Basicallý, there are three main types of 
multilevel converters, namely: cascaded converters with separate DC sources, NPC 
converters and FC converters. Each kind of converter has its own features, advantages and 
disadvantages as well as its range of application. 
Switching strategies for multilevel converters were derived from PWM methods used 
in conventional two-level converters. The multi-carrier SPWM technique was employed 
here due to its ease of implementation. The various control methods have a different effect 
on the harmonic performance and switching losses of converters, thus suiting different 
multilevel topologies. CD-MSPWM strategies were widely used in the NPC converter. 
Among them, the PD method was superior to the APOD and the POD methods because it 
provided the lowest harmonic distortion for the line-to-line output voltage and had almost 
the same number of total switching transitions as others. The PS-MSPWM technique was 
suitable for FC converters. It was also suggested that the CD-MSPWM, a new SPWM 
method can also be suitable for the FC converters. However, CD-MSPWM methods cannot 
keep the voltage balancing of flying capacitors. In fact, it becomes impractical if no 
additional control circuitry is added to solve the voltage balancing problem. The PS- 
MSPWM and the new SPWM method both had self-balancing ability due to their 
switching redundancy. They can make conduction losses of the device equal and had good 
switch utilisation. Moreover, the new SPWM method generated a similar output voltage as 
that of the PS-MSPWM method with similar THD content but with a different harmonic 
spectrum. It had the same switching losses as that of the CD-MSPWM technique, one 
quarter of that of the PS-MSPWM. From the point of view of switching losses reduction 
and the self-balancing property, the new SPWM method is probably a good choice to 
control FC converters. 
Since switching losses vary with switching frequency and switching times 
proportionally, in high frequency PWM, switching losses can be substantial, which is a big 
disadvantage. The FF-SPWM method was considered to minimise the switching losses. 
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The number of total switching transitions was used to indicate the potential switching 
losses. It is a function of m,, mf and 9. When m,, and 9 were fixed, it is only determined by 
mf, independently of the number of levels in the conyerter. In higher multilevel NPC 
inverters with higher m,,, the FF-SPWM control method is feasible. 
An MPS-SPWM method was proposed as a solution to the problem of capacitor 
voltage unbalancing in five-level FC converters. The closed-loop method proposed 
consists of PI controllers and a voltage balancing algorithm to compensate the capacitor 
voltage deviation by adjusting switching time intervals of selected switching states. This 
MPS-SPWM technique can not only solve the capacitor voltage unbalancing problem 
existing in practical FC converters due to the non-ideal devices being used, but also 
improves the harmonic performance of FC converters. 
The multi-modular system based on the FC converter had more control combinations 
than the NPC converter based system. No matter what kind of converter systems they are, 
for a higher mf, no serious AC current sharing problem existed, therefore converters can be 
parallelled directly. The FF-SPWM or lower mf was desirable for reducing the switching 
losses, but they also resulted in large circulating currents. When employing lower nif, 
converters must be connected through transformers. 
A three-phase three-level FC capacitor converter prototype as well as the single-phase 
five-level one was developed. Different controllers were designed: an open-loop controller 
for the three-phase three-level FC converter and a closed-loop controller for the single- 
phase five-level FC converter. The TMS320LF2407 DSP EVM was employed as a basis 
for the development of the controllers. The experimental results from low power test 
circuits verified the validity of the designed controllers. 
8.2 Recommendations for Future Work 
Based on the research work completed and reported in this thesis, the following possible 
areas for future investigations are suggested: 
" Develop an inverter at a higher operating voltage and current. 
" Test single-phase five-level FC converter with the MPS-SPWM method. Further work 
includes completing the DSP programming for the MPS-SPWM method and 
investigating its robustness by examining its performance under different loading 
conditions. 
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Apply the multilevel converters to power systems and motor drives applications, such 
as active harmonic filters, distributed generation, and power quality. 
Investigate the harmonic elimination control method on high power converters to 
reduce switching losses and compare it with the FF-SPWM scheme. 
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Appendix 
A. 1 DSP Program Code for the Three-Level FC Converter 
File Name: Lab8. asm 
File Title: DSP program for the open-loop control for the three-phase three-level FC 
converter 
; Originator: Chuninei Feng 
; Target System: LF2407 Evaluation Board 
; Description: Pulse Width Modulator - Sets up the registers for a symmetric PWM output. 
; The output is a square wave with a sine wave modulated duty cycle for six PWM pairs. 
Deadband of about 2us is set. PWM Period T, is 625us => 1.6kHz, CPU clock is 30MIlz 
(33.3ns). Frequency of the sinusoidal. waveform isfý=5011Z (i. e. To=20ms), when 
frequency step is 2048 sincef,, =FREQSTEP/(Ts*2**16) 
Uesed Modules: EVMA: TI Timer, PWMI, 2-Sal+, Sal_ 
PWM3,4--Sbl+, Sbl_ 
PWM5,6-Scl+, Scl_ 
EVMB: T3 Timer, PWM7,8--Sa2+, Sa2 
- PWM9,10-Sb2+, Sb2_ 
PWMII, 12--Sc2+, Sc2 
. include LF2407. 
h 
------------------------- - -- - --- ------ - ------ - -- - -- - -- --- ---------- - -- 
Vector address declarations 
--------- - ----------------------- - ----------------------------- - -- - ---- - ---- 
. sect "vectors" Reset B START ; Reset Vector 
INT1 B PHANTOM; Interrupt Level I 
INT2 B SINE ; Interrupt Level 2 
INT3 B PHANTOM; Interrupt Level 3 
INT4 B PHANTOM; Interrupt Level 4 
INT5 B PHANTOM; Interrupt Level 5 
INT6 B PHANTOM; Interrupt Level 6 
RESERVED B PHANTOM; Reserved 
SW INT8 B PHANTOM; User SAV Interrupt 
SW INT9 B PHANTOM; User S/W Interrupt 
SW INT10 B PHANTOM; User S/W Interrupt 
SW INTI 1 B PHANTOM; User S/W Interrupt 
SW7 INT12 B PHANTOM; User S/W Interrupt 
SW INT13 B PHANTOM; User S/W Interrupt 
SW INT14 B PHANTOM; User S/W Interrupt 
SW INT15 B PHANTOM; User S/W Interrupt 
SW7'-INT16 B PHANTOM; User SAV Interrupt 
TR, KP B PHANTOM ; Trap vector 
NMINT B PHANTOM; Non-maskable Interrupt 
EMU TRAP B PHANTOM; Emulator Trap 
Sw INT20 B PHANTOM; User S/W Interrupt 
SW INT21 B PHANTOM; User S/W Interrupt 
SW INT22 B PHANTOM; User SAV Interrupt 
SW_INT23 
; ---------------- 
13 PHANTOM; User S/W Interrupt 
------------------------- - -------------- - -- - --- -- 
Address definitions 
----------------- - ---- - -------- 
. include LF2407. 
h 
Constant definitions 
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--- ------ --------------- - ----- - ------ -- 
TICOMPARE set 0 ;TI Compare Initialised to 0 
pwrrLhalf per set 9384 ; TlPeriod/2 initialised to 18768/2, 
Ts=625us(I. 6kHz signal) symmetric PWM with a 30MHz CPUCLK 
; MAINROUTINE 
. text START: NOP 
SETC H4TM ; Disable interrupts INTM 
SPLK #0002H, IMR ; Mask all core interrupts except INTM 
LACC IFR ; Read Interrupt flags 
SACL IFR ; Clear all interrupt flags 
CLRC SXM ; Clear Sign Extension Mode 
CLRC OVM ; Reset Overflow Mode 
CLRC CNF ; Config Block BO to Data mem 
; Configure the System Control and Status Registers 
; ----------------- - ------ - ---------- - ---------- - -------------- - ------ - ------ 
LDP #OOEOh ; set data page 
SPLK #0000000011 111101b, SCSRI; =#OOFDh 
bit 15 0: reserved 
* bit 14 0: CLKOUT = CPUCLK 
" bit 13-12 00: IDLE I selected for low-power mode 
" bit 11-9 000: PLL A mode 
" bit 8 0: reserved 
" bit 7 1: 1= enable ADC module clock 
" bit 6 1: 1= enable SCI module clock 
" bit 5 1: 1= enable SPI module clock 
" bit 4 1: 1= enable CAN module clock 
" bit 3 1: 1= enable EVB module clock 
" bit 2 1: 1= enable EVA module clock 
" bit 10: reserved 
" bit 0 1: clear the ILLADR bit 
LACC SCSR2 ; ACC = SCSR2 register 
OR #000000000000101lb ; OR in bits to beset (=#00013h) 
AND #000000000000 111 lb ; AND out bits to be cleared (=#OOOFh) 
bit 15-6 O's: reserved 
bit 5 0: do NOT clear the WD OVERRIDE bit 
* bit 4 0: XMIF HI-Z, 0=normal mode, I =Hi-Z'd 
" bit 3 1: disable the boot ROM, enable the FLASH 
" bit 2 no change MP/MC* bit reflects the state of the MP/MC* pin 
" bit 1-0 11: 11 = SARAM mapped to prog and data (default) 
SACL SCSR2 ; store to SCSR2 register 
; ----------------- - -- - ------ - --- - ----- - -- ------------- - ---- - 
; Disable the watchdog timer 
;-- -- - -- - -------------------------- - -- - ---------- - ------ - ---- 
LDP #OOEOh ; set data page 
SpLK #0000000011 101000b, WDCR ; =#OOE8h 
" bits 15-8 O's reserved 
" bit 7 1: clear WD flag 
" bit 6 1: disable the dog 
" bit 5-3 10 1: must be written as 10 1 
" bit 2-0 000: WDCLK divider =I 
KICK_DOG ; Reset Watchdog 
; ----------------- - ------- 
; Setup shared 1/0 pins 
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; --------- - -- 
LDP #OOE Ih ; set data page 
SPLK #0000 111111 000000b, MCRA ; group A pins 
" bit 15 0: O=IOPB7, I=TCLKINA 
" bit 14 0: O=IOPB6, I=TDIRA 
" bit 13 0: O=IOPB5, I =T2PWMIT2CMP 
" bit 12 0: O=IOPB4,1=TIPVRvVTICMP 
" bit I11: O=IOPB3, I =PWM6 
" bit 10 1: O=IOPB2, I =PWM5 
" bit 9 1: O=IOPB 1,1 =PWM4 
" bit 8 1: O=IOPBO, I=PWM3 
*bit 7 1: O=IOPA7, I =PWM2 
*bit 6 1: O=IOPA6, I =PWM 1 
* bit 5 0: O=IOPA5, I=CAP3 
* bit 4 0: O=IOPA4, I=CAP2/QEP2 
* bit 3 0: O=IOPA3, I=CAPI/QEPI 
* bit 2 0: O=IOPA2, I=XINTI 
* bit 1 0: O=IOPAI, I=SCIRXD 
* bit 0 0: O=IOPAO, I =SCITXD 
SPLK #1111 111000000000bMCRB ; group B pins (=#FE00h) 
* bit 15 1: O=reserved, I =TMS2 (always write as 1) 
* bit 14 1: O=reserved, I =TMS (always write as 1) 
* bit 13 1: O=reserved, I=TDO (always write as 1) 
* bit 12 1: O=reserved, I=TDI (always write as 1) 
*bit I11: O=reserved, I=TCK (always write as 1) 
" bit 10 1: O=reserved, I =EMU I (always write as 1) 
" bit 9 1: O=reserved, I=EMUO (always write as 1) 
" bit 8 0: O=IOPDO, I=XINT2/ADCSOC 
" bit 7 0: O=IOPC7, I=CANRX 
" bit 6 0: O=IOPC6, I=CANTX 
" bit 5 0: O=IOPC5, I=SPISTE 
" bit 4 0: O=IOPC4, I=SPICLK 
" bit 3 0: O=IOPC3, I=SPISOMI 
" bit 2 0: O=IOPC2, I=SPISIMO 
" bit 1 0: O=IOPCI, I=BIO* 
" bit 0 0: O=IOPCO, I=W/R* 
SPLK #0000000001111 Illb, MCRC; group C pins 
bit 15 0: reserved 
" bit 14 0: 0=IOPF6,1=IOPF6 
" bit 13 0: 0=IOPF5,1=TCLKINB 
" bit 12 0: 0=IOPF4,1=TDIRB 
" bit 110: 0=IOPF3,1=T4PWM/T4CMP 
" bit 10 0: 0=IOPF2,1=T3PWM/T3CMP 
" bit 9 0: 0=IOPFI, 1=CAP6 
" bit 8 0: 0=IOPFO, 1=CAP5/QEP4 
" bit 7 0: 0=IOPE7,1=CAP4/QEP3 
" bit 6 0: 1=IOPE6,1=PWM12 
" bit 5 0: 1 =IOPE5,1 =PWM 11 
" bit 4 0: 1 =IOPE4,1 =PWM 10 
" bit 3 0: 1 =IOPE3,1 =PWM9 
" bit 2 0: 1 =IOPE2,1 =PWM8 
" bit 10: 1=IOPEI, 1=PWM7 
*bit 0 0: 1 =IOPEO, 1 =CLKOUT 
;-- ---------- - ---------- - -- - ------ -- ------- ------- -- ---- - 
; Setup timers I and the PWM configuration 
---------------- ------ 
LDP#OOE8h; set data page (=232) 
SPLK #0000h, T ICON ; disable timer I 
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SPLK #0000h, T2CON; disable timer 2 
SPLK #0000h, T3CON; disable timer 3 
SPLK #0000h, T4CON ; disable timer 4 
SPLK #0000000000000000b, GPTCONA 
*bit 15 0: reserved 
" bit 14 0: T2STAT, read-only 
" bit 13 0: TISTAT, read-only 
" bit 12-11 00: reserved 
" bit 10-9 00: T2TOADC, 00 = no timer2 event starts ADC 
" bit 8-7 00: TITOADC, 00 = no timerl event starts ADC 
" bit 6 0: TCOMPOE, 0= Hi-z all timer compare outputs 
" bit 5-4 00: reserved 
" bit 3-2 00: MIN, 00 = forced low 
" bit 1-0 00: TIPIN, 00 = forced low 
; Timer 1: Configure to clock the PWM on PWMI pin. 
; Symmetric PWM, 20KHz carrier frequency, duty cycle is modulated by sine wave 
SPLK #pwirLhalf per, TIPR ; set timer period 
SPLK #0000h, TI CNT ; clear timer counter 
SPLK #0000h, DBTCONA ; deadband units off 
SPLK #TICOMPARE, CMPRI ; Initialize CMPRI for PWMI/PWM2 
SPLK #TICOMPARE, CMPR2 ; Initialize CMPR2 for PWM3/PWM4 
SPLK #TICOMPARE, CMPR3 ; Initialize CMPR3 for PWMS/PWM6 
SPLK #0000 11111110 1 000b, DBTCONA 
" bit 15-12 0000: reserved 
" bit 11-8 1111: DB Timer Period=1 5 
" bit 7 1: EDBT3 O=disable; I=enable 
" bit 6 1: EDBT2 O=disable; l=enable 
" bit 5 1: EDBTI O=disable; I=enable 
" bit 4-2 010: DD Timer Prescaler--32.000=1; 001=2; 010=4; 01 1=8; 
100=16; 101=32; 110=32; 111=32 
* bit 1-0 00: Reserved 
* Dead time=DB Period*DB Prescaler*CPUCLK Period=l5*4*33.3ns=l998ns=2us 
SPLK #00000 1100 1100 11 Ob, ACTRA ; (=#0444h) 
" bit 15 0: space vector dir is CCW (don't care) 
" bit 14-12 000: basic space vector is 000 (dont' care) 
" bit II- 10 0 1: PWM6/IOPB3 pin active low. 00=forced low; 01 =active low; 
I O=active high; II =forced high 
" bit 9-8 10: PWM5/IOPB2 pin active high 
" bit 7-6 0 1: PWM4/IOPB I pin active low 
" bit 5-4 10: PWM3/IOPBO pin active high 
" bit 3-2 01: PWM2/lOPA7 pin active low 
" bit 1-0 10: PWMI/IOPA6 pin active high 
SPLK#1000001000000000b, COMCONA ; (=#8040h) 
" bit 15 1: 1= enable compare operation 
" bit 14-13 00: 00 = reload CMPRx regs on timer I underflow 
" bit 12 0: 0= space vector disabled 
" bit II- 10 00: 00 = reload ACTR on timer I underflow 
" bit 9 1: 1= enable PWM pins 
*bit 8-0 O's: reserved 
SPLK #0000 1 00000000000b, TI CON ; (=0840h) 
bit 15-14 00: stop immediately on emulator suspend 
*bit 13 0: reserved 
* bit 12-11 01: 01 = continous-up/down count mode; 10=coutinous up mode 
* bit 10-8 000: 000 = x/I prescaler 
*bit7 0: reserved inTICON 
* bit 6 0: TENABLE, I= enable timer 
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" bit 54 00: 00 = CPUCLK is clock source 
" bit 3-2 00: 00 = reload compare reg on underflow 
" bit 1 0: 0= disable timer compare 
" bit 0 0: reserved in T ICON 
LDP #OOE8h 
SPLK#0000100001000000b, TICON ; (=0840h) 
bit 15-14 00: stop immediately on emulator suspend 
*bit 13 0: reserved 
" bit 12-11 01: 01 = continous-up/down count mode; 10=coutinous up mode 
" bit 10-8 000: 000 = x/I prescaler 
*bit7 0: reserved inTICON 
* bit 6 1: TENABLE, I= enable timer 
* bit 5-4 00: 00 = CPUCLK is clock source 
* bit 3-2 00: 00 = reload compare reg on underflow 
* bit 1 0: 0= disable timer compare 
* bit 0 0: reserved in T ICON 
LDP #OOEAh 
SPLK #0000000000000000b, GPTCONB 
* bit 15 O: reserved 
* bit 14 0: T4STAT, read-only 
* bit 13 0: T3STAT, read-only 
* bit 12-11 00: reserved 
* bit 10-9 00: T4TOADC, 00 = no tirner4 event starts ADC 
* bit 8-7 00: T3TOADC, 00 = no tirner3 event starts ADC 
* bit 6 0: TCOMPOE, 0= Hi-z all timer compare outputs 
* bit 5-4 00: reserved 
* bit 3-2 00: WIN, 00 = forced low 
* bit 1-0 00: THIN, 00 = forced low 
SPLK #pwrq_half per, T3PR; set timer period 
SPLK #0000h, T3CNT ; clear timer 3 counter 
SPLK #9344, T3CNT ; T/2-delay error--9384-40 
SPLK #0000h, DBTCONB ; deadband units off 
SPLK #TICOMPARE, CMPR4; Initialize CMPR4 for PWM7/PWM8 
SPLK #TICOMPARE, CMPR5 ; Initialize CMPR5 for PWM9/PWMIO 
SPLK #TICOMPARE, CMPR6; Initialize CMPR6 for PWMI I/PWMI2 
SPLK #0000111111 101000b, DBTCONB; 
" bit 15-12 0000: reserved 
" bit 11-8 1111: DB Timer Period= 15 
" bit 7 1: EDBT6 O=disable; I=enable 
" bit 6 1: EDBT5 O=disable; I=enable 
" bit 5 1: EDBT4 O=disable; I=enable 
" bit 4-2 010: DB Timer Prescaler--32.000=1; 001=2; 010=4; 011=8; 
100=16; 101=32; 110=32; 111=32 
* bit 1-0 00: Reserved 
* Dead time=DB Period*DB Prescaler*CPUCLK Period=l5*4*33.3ns=I998ns=2us 
SPLK #00000110011001 10b, ACTRB ; (=#0444h) 
* bit 15 0: space vector dir is CCW (don't care) 
* bit 14-12 000: basic space vector is 000 (dont' care) 
* bit 11-10 0 1: PWM12/IOPB3 pin active low. 004orced low; 01=active low; 
I O=active high; II =forced high 
* bit 9-8 10: PWM II /IOPB2 pin active high 
* bit 7-6 0 1: PWM I O/IOPB I pin active low 
* bit 5-4 10: PWM9/IOPBO pin active high 
* bit 3-2 01: PWM8/IOPA7 pin active low 
* bit 1-0 10: PWM7/IOPA6 pin active high 
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SPLK # 100000 1 000000000b, COMCONB ; (=#8040h) 
* bit 15 1: 1= enable compare operation 
* bit 14-13 00: 00 = reload CMPRx regs on timer I underflow 
* bit 12 0: 0= space vector disabled 
* bit 11-10 00: 00 = reload ACTR on timer I underflow 
* bit 9 1: 1= enable PWM pins 
*bit 8-0 O's: reserved 
SPLK #0000 10000 1 000000b, T3CON 
bit 15-14 00: stop immediately on emulator suspend 
*bit 13 0: reserved 
* bit 12-11 01: 01 = continous-up/down count mode; 10=coutinous up mode 
* bit 10-8 000: 000 = x/1 prescaler 
* bit 7 0: reserved in T3CON 
* bit 6 1: TENABLE, I= enable timer 
* bit 5-4 00: 00 = CPUCLK is clock source 
* bit 3-2 00: 00 = reload compare reg on underflow 
* bit 1 0: 0= disable timer compare 
* bit 0 0: reserved in T3 CON 
SPLK #0000100000000000b, T3CON 
bit 15-14 00: stop immediately on emulator suspend 
*bit 13 0: reserved 
* bit 12-11 01: 01 = continous-up/down count mode; 10=coutinous up mode 
* bit 10-8 000: 000 = x/1 prescaler 
" bit 7 0: reserved in T3CON 
" bit 6 0: TENABLE, I= enable timer 
" bit 5-4 00: 00 = CPUCLK is clock source 
" bit 3-2 00: 00 = reload compare reg on underflow 
" bit 1 0: 0= disable timer compare 
" bit 0 0: reserved in T3CON 
--------------------- - -- - -- - ---- ----- - -- - -- - ------ - -- --- -- - ------ - ------ - ---------- - -- - -- -- 
Generate Sine Wave Modulated PWM 
------------- - -- - ------ - ---------- - -- - ------ --- - ------ - ------ - ---------- - -- - -- - -- - ------ - -- -- 
. bss TABLEA, I 
. bss TABLEB, I 
. bss TABLEC, I 
. bss TOPTABLE, I 
. bss COMPARETI, l 
. bss FREQSTEP, I 
. bss MODREGA, I 
. bss MODREGB, I 
. bss MODREGC, I 
. bss SINEVALA, I 
. bss SINEVALB, I 
. bss SINEVALC, I 
. bss VALA, I 
. bss VALB, I 
. bss VALC, I 
NORMAL set 4692 
; Keeps address of the pointer A in SINE Table 
; Keeps address of the pointer B in SINE Table 
; Keeps address of the pointer C in SINE Table 
; Keeps the reset value for the pointer 
;A register to do calculations since the TI CMPR 
; register is double buffered 
; Frequency modulation of the sine wave 
; Rolling Modulo Register 
; Rolling Modulo Register 
; Rolling Modulo Register 
; Value for phase a from look up table 
, 
Value for phase b from look up table 
; Value for phase c from look up table 
; NORNlAAL=TIPERIOD/4=18768/4 
Aext 
LDP #0 ; DP =0 
SPLK #0000hTABLEA ; Initialize Pointer to Top 
SPLK #STABLETOPTABLE ; Initialize TOPTABLEA to address of sine table 
SPLK #2048, FREQSTEP ; Set the step size 
SPLK #0000hMODREGA ; Initialize the 16 bit counter register 
- -- - ------ - -- - -- - ------------------ - -- - -- - ----- 
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Setup the core interrupts 
-- ------------------------------------------------------------------------------------------------------ -- 
LDP #0000h 
SPLK #0000h, IMR 
SPLK #11111 lb, IFR 
" bit 15-6 00: Reserved 
" bit 5 1: Int6 write aI to clear the flag 
" bit 4 1: int5 
" bit 3 1: int4 
" bit 2 1: int3 
" bit 1 1: int2 
" bit 0 1: intl 
; Clear the IMR register 
; Clear any pending core interrupts 
SPLK #000010b, IMR 
bit 15-6 00: Reserved 
* bit 5 0: Int6 O=disabled; I=enabled 
" bit 4 0: int5 disabled 
" bit 3 0: int4 disabled 
" bit 2 0: int3 disabled 
" bit 1 1: int2 enabled 
" bit 0 0: intl disabled 
---- - ---------- - ------------------------- 
Setup the event Manager interrupts 
; Enable desired core interrupt INT2 
LDP #232 ; DP=232 Data Page for the Event Manager 
SPLK #OFFFFhEVAIFRA ; Clear all EVA group A Interrupt 
SPLK #OFFFFhEVAIFRB ; Clear all EVA group B Interrupt 
SPLK #OFFFFh, EVAIFRC ; Clear all EVA group C Interrupt 
SPLK#0000000010000000b, EVAIMRA ; Enable Timer I Period Interrupt 
*bit 15 -11 00000: reserved 
" bit 10 0: TI OFINT 1 =enable; O=disable 
" bit 9 0: TlUFINT 
" bit 8 0: TICNT 
* bit 7 1: TIPINT, enable GP timer I period interrupt 
* bit 6 0: SCMP31NT 
* bit 5 0: SCMP21NT 
* bit 4 0: SCMPIINT 
* bit 3 0: CMP31NT 
* bit 2 0: CMP21NT 
* bit 1 0: CMP I INT 
* bit 0 0: PDPINT 
SPLK #000000000000000014EVAIMRB ; Clear all EVA groupall B 
bit 15-8 00000000: reserved 
bit 7 0: T3OFINT I=enale; O=disable 
bit 6 0: T3UFINT 
bit 5 0- T3CNT 
bit 4 0: T3PINT 
bit 3 0: T2OFINT 
bit 2 0: T2UFINT 
bit 1 0: T2CINT 
bit 0 0: T2PINT 
SPLK #0000hEVAIMRC ; Clear all EVA groupall C for disable/enable 
; various capture interrupts 
-- -- - -------------- - -- - -- - --- --- ------------------ - -------------------- I ------------------------- -- 
Eanble the Tienir I and Timer 3 
----- - -- ------- - ------- - --- --- ----- - -- - ------------------------------ - -------------- - ---------- -- LDP #OOEAh 
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- 
Enable Timer 3 operation SBITI TKON, 136 MSK - 
LDP #OOE8h 
SBITI TICONBO_MSK ; Enable Timer I operation 
Enable global interrupts 
CLRC WrNI ; Enable global interrupt (UM is located in STO Brr 9) 
Main Loop 
Loop: NOP 
B Loop Branch to loop 
Generate PIVAf Sine Wave ISR 
SINE LDP #0 ; DP-0 
LACC MODREGA ACC = 16 bit Counter Register 
ADD FREQSTEP ACC = Counter + Step 
SACL MODREGA Counter assigned new value 
LACC MODREGA, 8 ACC = Counter shifted to left by 8 
SACHTABLEA. TABLEA - upper byte of counter = pointer 
LACCTA13LEA -, Calculate the table pointer for phase b 
ADD #170 
SACL MODREGB 
SUB #256 
BLEZ A 
SACL MODREGB 
A: LACC MODREGB 
SACL TABLEB 
LACCTABLEA ; Calculate the table pointer for phase c 
ADD #85 
SACL MODRE-GC 
SUB #256 
BLE-Z B 
SACL MODREGC 
D: LACC NfODRE-GC 
SACL TABLEC 
, For Phase A LACCTABLEA ACC TABLEA - Pointer 
ADD TOPTABLE ; Offset Addr from top of table 
TBLR SINEVALA ; Read sine value and store to SINEVAL 
, Normalization of the 
Sine value A to prcvcnt the compare value from being negative 
LT SINEVALA 
MPY ONOMIAL 
PAC 
SACH COMPARET1.1 
LACCCOMPARETI 
ADD WORMAL 
SACL VALA 
LDP #232 
SACL CNIPR I 
LDP #OOrAh 
SACL CNIPR4 
, For Phase B LDP #0000h 
; TREG-SINEVAL(QIS) 
PREG - TREG * NORMAL (Q30) 
NORMAL - T/2 
ACC - PREG (Q30) 
COMPARETI - PREG (QIS) 
ACC - COMPARETI 
; ACC - COMPARETI + NORMAL 
; DP-232 
CNI PR I- ACC - Nonnalize Sine value 
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LACC TABLEB 
ADD TOPTABLE Offset Addr from top of table 
TBLR SINEVALB Read sine value and store to SINEVAL 
, Normalization of the Sine value B to prevent the compare value from being negative 
;-- -- --- --- -- - ------- - ------- ------ - -- - -- --- - -- --- ------- - -- - -- --- -------------------------- 
LT SINEVALD 
MPYWORMAL 
PAC 
SACH COMPARETI, I 
LACC COMPARETI 
ADD #NOPJvIAL 
SACL VALB 
LDP #OOE8h 
SACL CMPR2 
LDP #OOEAh 
SACL CMPR5 
; For Phase C 
LDP #0000h 
LACC TABLEC 
ADD TOPTABLE 
TBLR SINEVALC 
TREG SINEVAL (Q 15) 
PREG = TREG * NORMAL (Q30) 
NORMAL = T/2 
ACC = PREG (Q30) 
COMPARETI = PREG (Q15) 
ACC = COMPARETI 
; ACC = COMPARETI + NORMAL 
; DP = 232 
CMPR2 = ACC = Nonnalize Sine value 
Offset Addr from top of table 
Read sine value and store to SINEVAL 
P------------------------------------------------ 
; Normalization of the Sine value C to prevent the compare value from being negative 
;-- -- - ------ - -- - ------ - -- - --- - --------- --- ------ - ------ - -- - ------ - -------------- --- - --------- 
LT SINEVALC 
MPY#NORMAL 
PAC 
SACH COMPARETI, I 
LACC COMPARETI 
ADD WORMAL 
SACL VALC 
LDP #OOE8h 
SACL CMPR3 
LDP #OOEAh 
SACL CMPR6 
TREG SINEVAL (Q 15) 
PREG = TREG * NORMAL (Q30) 
NORMAL = T/2 
ACC = PREG (Q30) 
COMPARETI = PREG (Q 15) 
ACC = COMPARETI 
; ACC = COMPARETI + NORMAL 
; DP=232 
CMPR3 = ACC = Norrmlize Sine value 
;---- ------ -- -- -------- ---- ----------- ----------- - -- --------------- - -- - -- - ------ - -- - ----- 
; Clear the interrupt flags of the Event Manager Module 
------ -------------- - -- - -- -- 
LDP #OOE8h 
LACC EVAIFRA ; ACC = EVAIFRA 
SACL EVAEFRA EVAIFRA = ACC; resets the interrupt flag 
CLRC E14TM ; Enable core interrupts 
RET ; Return to end of program 
; --------- - -- - ---------- - ---------------------------------- - ------ - ---------- - ------ - ---------- 
; ISR-PHANTOM 
Description: Dummy ISFý used to trap spurious interrupts. 
--------- - -- - ---------- - -- - ------ - ---------- - -- - -- - ------ - -- - ---------- - -- - -- - -- - -------- --- PHANTOM KICK-DOG ; Resets WD counter 
BPHANTOM 
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A. 2 DSP Program Code for the Five-Level FC Converter 
File Name: Lab9. asm 
Originator: Chunmei Feng 
Target System: LF2407 Evaluation Board 
; Description: Pulse Width Modulator - Sets up the registers for an symmetric PWM ; output. The output is a 
square wave with a sine wave modulated duty cycle for four PWM ; outputs. NO Deadband is set. PWM 
Period Ts is 625us => 1.6kHz, CPU clock is ; 30MHz(33.3ns), Frequency of the sinesoidal waveform is 
fb=50Hz(i. e. To=20ms), when; frequency step is 2048 since fo=FREQSTEP/(Ts*2**16) 
Uesed Modules: EVMA: TI Timer, TIPWM/TlCMP-Sal+ 
T2 Timer, T2PWM/T2CMP--Sa2+ 
EVMB: T3 Timer, T3PWM/T3CMP-Sa3+ 
T4 Timer, T4PWMIT4CMP--Sa4+ 
TI Timer and T2 Timer are set to be synchronized to start T3 Timer and T4 Timer are set; to be 
synchronized to start. After a half carrier period when TI Timer and T2 Timer start, ; T3 Timer and T4 Timer 
begin to start, that is, in the Timer 2 period interrupt ISP, start 
; Timer 3 and Timer 4, and then disable T2PINT. In the THDIT ISF, pick up the sine 
; value from the look-up table. 
. include LF2407. h 
-- -- - ------ - -------------- - ---------------------------------- - ------------------ - -------------- - ----- 
Vector address declarations 
-- -- - ------ - --- - --------------------------------------------- - -------------------------- - ------------- 
. sect t'vectors" 
Reset B START ; Reset Vector 
INTI B PHANTOM; Interrupt Level I 
INT2 B SINE ; Interrupt Level 2 
INT3 B STARTTI ; Interrupt Level 3 
INT4 B PHANTOM ; Interrupt Level 4 
INT5 B PHANTOM; Interrupt Level 5 
INT6 B PHANTOM; Interrupt Level 6 
RESERVED B PHANTOM; Reserved 
SW 
- 
INT8 B PHANTOM; User S/W Interrupt 
SW 
- 
INT9 B PHANTOM; User S/W Interrupt 
SW 
-- 
INTIO B PHANTOM; User S/W Interrupt 
SW INTI I B PHANTOM; User S/W Interrupt 
SW 
"' 
INT12 B PHANTOM; User S/W Interrupt 
SW 
-- 
INT13 B PHANTOM; User S/W Interrupt 
SW INT14 B PHANTOM; User S/W Interrupt 
SW 
- 
INT15 B PHANTOM; User S/W Interrupt 
SW INT16 B PHANTOM; User S/W Interrupt 
TR, kP B PHANTOM; Trap vector 
NMINT B PHANTOM; Non-maskable Interrupt 
EMU 
- 
TRAP B PHANTOM; Emulator Trap 
Sw 
- 
INT20 B PHANTOM; User S/W Interrupt 
SW =1 B PHANTOM; User S/W Interrupt 
SW71NT22 
- 
B PHANTOM; User S/W Interrupt 
SV INT23 B PHANTOM; User S/W Interrupt 
;-- ------------------ - ----------- - ----------------------------------------------------- - ------ - -- - -- -- 
; Address definitions 
; ----- - ------ - -- - ------------------ - ------------------------------------------ - ------------------------- 
. include LF2407. h 
;-- -- - -- - -- - ------ - ----------- - --------- - ------ - ------ - ---------- - ------------------ - ------ - ----- 
; Constant definitions 
; ----------------- - ---------- - --- - ----- - ---------------------------------- - -- - -- - ------ - -- - --------- 
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TICOMPARE set 0 ;TI Compare Initialized to 0 
pwrrLhalf per set 9384; TlPeriod/2 initialized to 18768/2, Ts=625us 
; (1.6kHz signal) symmetric PWM with a 30MHz CPUCLK 
*MAINROUTINE* 
Aext 
START: NOP 
SETC INTM ; Disable interrupts 114TM 
SPLK #0002H, IMR ; Mask all core interrupts except INT2--it does not matter to 
set anything here since the new setting about IMR will be made later 
LACC IFR ; Read Interrupt flags 
SACL IFR ; Clear all interrupt flags 
CLRC SXM ; Clear Sign Extension Mode 
CLRC OVM ; Reset Overflow Mode 
CLRC CNF ; Config Block BO to Data mem 
----------------------------------------------------------------------------------------------------- 2 
; Configure the System Control and Status Registers 
------------------------------------------------------------------------------------------------ 
LDP #OOEOh ; set data page 
SPLK #0000000011111 101b, SCSRI; =#OOFDh 
bit 15 0: reserved 
* bit 14 0: CLKOUT = CPUCLK 
* bit 13-12 00: IDLE I selected for low-power mode 
* bit 11-9 000: PLL x4 mode 
* bit 8 0: reserved 
* bit 7 1: 1= enable ADC module clock 
* bit 6 1: 1= enable SCI module clock 
* bit 5 1: 1= enable SPI module clock 
* bit 4 1: 1= enable CAN module clock 
* bit 3 1: 1= enable EVB module clock 
* bit 2 1: 1= enable EVA module clock 
* bit 10: reserved 
* bit 0 1: clear the ILLADR bit 
LACC SCSR2 ; ACC = SCSR2 register 
OR #0000000000001011b ; OR in bits to beset (=#00013h) 
AND #000000000000 111 lb ; AND out bits to be cleared (=#OOOFh) 
bit 15-6 O's: reserved 
bit 5 0: do NOT clear the WD OVERRIDE bit 
* bit 4 0: XMIF 
- 
HI-Z, 0=normal mode, I=Hi-Z'd 
* bit 3 1: disable the boot ROM, enable the FLASH 
* bit 2 no change MP/MC* bit reflects the state of the MP/MC* pin 
* bit 1-0 11: 11 = SARAM mapped to prog and data (default) 
SACL SCSR2 ; store to SCSR2 register 
- ---- - ------ - -- - -- - -- - -- - -- - ---------- - ------ - -- - ------------- 
; Disable the watchdog timer 
LDP #OOEOh ; set data page 
SPLK#0000000011101000b, WDCR ; --#OOE8h 
* bits 15-8 O's reserved 
* bit 7 1: clear WD flag 
* bit 6 1: disable the dog 
* bit 5-3 10 1: must be written as 10 1 
* bit 2-0 000: WDCLK divider =I 
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KICK_DOG ; Reset Watchdog 
- --------- - ------------------ - ------------------ ------ 
; Setup shared 1/0 pins 
------------------------------------------------------------------------------------------------------- 0 LDP #OOE Ih ; set data page 
SPLK #001 1000000000000b, MCRA ; group A pins (=#3000h) 
bit 15 0: O=IOPB7, I=TCLKINA 
bit 14 0: O=IOPB6, I=TDIRA 
bit 13 1: O=IOPB5, I=T2PWNUT2CMP 
bit 12 1: I=IOPB4, I=TIPVIMITICMP 
bit I 10: O=IOPB3, I=PWM6 
bit 10 0: O=IOPB2, I =PWM5 
* bit 9 0: O=IOPB 1,1 =PWM4 
" bit 8 0: O=IOPBO, I=PWM3 
" bit 7 0: O=IOPA7, I =PWM2 
" bit 6 0: O=IOPA6, I =PWM I 
" bit 5 0: O=IOPA5, I =CAP3 
" bit 4 0: O=IOPA4, I =CAP2/QEP2 
" bit 3 0: O=IOPA3,1=CAPI/QEPI 
" bit 2 0: O=IOPA2,1=XINTI 
" bit 10: O=IOPAI, 1=SCIRXD 
" bit 0 0: O=IOPAO, 1=SCITXD 
SPLK #I IIIIII 000000000b, MCRB ; group B pins (=#FE00h) 
* bit 15 1: O=reserved, I=TMS2 (always write as 1) 
* bit 14 1: O=reserved, I =TMS (always write as 1) 
* bit 13 1: O=reserved, I=TDO (always write as 1) 
* bit 12 1: O=reserved, I=TDI (always write as 1) 
* bit 11 1: O=reserved, I =TCK (always write as 1) 
* bit 10 1: O=reserved, I =EMU I (always write as 1) 
* bit 9 1: O=reserved, I =EMUO (always write as 1) 
" bit 8 0: O=IOPDO, I=XINT2/ADCSOC 
" bit 7 0: O=IOPC7, I =CANRX 
" bit 6 0: O=IOPC6, I=CANTX 
" bit 5 0: O=IOPC5, I=SPISTE 
" bit 4 0: O=IOPC4, I=SPICLK 
" bit 3 0: O=IOPC3, I=SPISOMI 
" bit 2 0: O=IOPC2, I=SPISIMO 
" bit 1 0: O=IOPCI, I=BIO* 
" bit 0 0: O=IOPCO, I=W/R* 
SPLK #0000 11 0000000000b, MCRC ; group C pins 
bit 15 0: reserved 
" bit 14 0: 0=IOPF6,1=IOPF6 
" bit 13 0: 0=IOPF5,1=TCLKINB 
" bit 12 0: 0=IOPF4,1=TDIRB 
* bit 11 1: 0=IOPF3,1 =T4PWffl4CMP 
* bit 10 1: 0=IOPF2,1=T3PV; ffl3CMP 
* bit 9 0: 0=IOPFI, 1=CAP6 
* bit 8 0: 0=IOPFO, 1=CAP5/QEP4 
* bit 7 0: 0=IOPE7,1=CAP4/QEP3 
* bit 6 0: 0=IOPE6,1=PWM12 
* bit 5 0: 0=IOPE5,1 =PWM 11 
* bit 4 0: 0=IOPE4,1=PWMI 0 
*bit 3 0: 0=IOPE3,1 =PWM9 
* bit 2 0: 0=IOPE2,1=PWM8 
* bit 10: 0=IOPEI, 1=PWM7 
* bit 0 0: 0=IOPEO, 1=CLKOUT 
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------------------------------------------------------------------------------------------------------- 0 
; Setup timer I and Timer 2, Timer 3 and Timer 4 as well as the PWM configuration 
-- ------ - -- - ---------- - ------- - ------------- - -------------- - --------------------------- - ----- - ----- 
LDP #OOE8h ; set data page (=232) 
SPLK#0000h, TICON ; disabletimerl 
SPLK #0000h, T2CON ; disable timer 2 
SPLK#0000000001001010b, GPTCONA ; =#0045h 
*bit 15 0: reserved 
* bit 14 0: T2STAT, read-only 
*bit 13 0: TI STAT, read-only 
* bit 12-11 00: reserved 
* bit 10-9 00: THOADC, 00 = no timer2 event starts ADC 
* bit 8-7 00: TITOADC, 00 = no timerl event starts ADC 
* bit 6 1: TCOMPOE, 0= Hi-z all timer compare outputs 
* bit 5-4 00: reserved 
* bit 3-2 10: T2PIN, T2PVaW2CMP Output Pin Conditioning, 
004orced low; 01 =active low; I O=active high; II =forced high 
bit 1-0 10: TIPIN, TIPWM/TICMP Output Pin Conditioning, 
004orced low; 01 =active low; I O=active high; II =forced high 
; Timer 1: Configure to clock the PWM on TI PWM/T 1 CMP pin. 
; Symmetric PWM, I. 6KHz; carrier frequency, duty cycle is modulated by sinewave 
SPLK #pwrrLhalf per, TI PR ; set timer period 
SPLK #4692, TICNT ; since the carrier I produced by Timer I is ; Ts/4, ahead of 
carrier 2 produced by Timer 2 
SPLK #TlCOMPARE, TICMPR ; Initialize TI CMPR for TI PVIM/T 1 CMP 
SPLK #0000 1000000000 1 Ob, TI CON ; (=#1046h) 
bit 15-14 00: stop immediately on emulator suspend 
*bit 13 0: reserved 
* bit 12-110 1: 10 = continous-up count mode; 0 I =continous-up/down mode 
* bit 10-8 000: 000 = x/I prescaler 
* bit 7 0: reserved in T1 CON 
* bit 6 0: TENABLE, O=disable timer; 1= enable timer 
* bit 5-4 00: 00 = CPUCLK is clock source 
* bit 3-2 00: 01 =reload compare reg when counter is 0 or equals period 
register value; 00 = reload compare reg on underflow; 
* bit 1 1: 1= enable timer compare 
* bit 0 0: reserved in T ICON 
; Timer 2: Configure to clock the PWM on T2PWNVT2CMP pin. 
; Symmetric PWM, 20KHz carrier frequency, duty cycle is modulated by sinewave 
SPLK #pwriLhalf per, T2PR; set timer period 
SPLK #0000h, T2CNT ; clear timer counter 
SPLK#TICOMPARE, T2CMPR ; Initialize TICUTR for TIPWM/TICMP 
SPLK #0000 1000 100000 1 Ob, T2CON ; (=#1046h) 
* bit 15-14 00: stop immediately on emulator suspend 
*bit 13 0: reserved 
bit 12-110 1: 00=stop/hold; 01 =continous-up/down mode; 
10 = continous-up count mode; II =directional-up/down 
* bit 10-8 000: 000 = x/I prescaler 
bit 7 1: TSWTI, Start with Timer 1, O=use own TENABLE; I =use Timer I TENABLE 
(bit reserved in T ICON) 
bit 6 0: TENABLE, O=disable Timer; I= enable timer 
bit 5-4 00: 00 = CPUCLK is clock source 
bit 3-2 00: 01 =reload compare reg when counter is 0 or equals period 
register value; 00 = reload compare reg on underflow; 
bit 1 1: 1= enable timer compare 
bit 0 0: SELTIPR, Period Register Select, O=use own per. reg. 
I =use Timer I per. reg. (bit reserved in T ICON) 
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; Set Timer 3 and Timer 4 for EVAB 
LDP #OOEAh ; set data page 
SPLK #0000h, TKON Asable timer 3 
SPLK #0000h, T4CON Asable timer 4 
SPLK#0000000001001010b, GPTCONB ; --#0045h 
*bit 15 0: reserved 
" bit 14 0: T4STAT, read-only 
" bit 13 0: T3STAT, read-only 
" bit 12-11 00: reserved 
" bit 10-9 00: T4TOADC, 00 = no timer4 event starts ADC 
" bit 8-7 00: T3TOADC, 00 = no timer3 event starts ADC 
" bit 6 1: TCOMPOE, 0= Hi-z all timer compare outputs 
" bit 54 00: reserved 
" bit 3-2 10: WIN, T4PWM/T4CMP Output Pin Conditioning, 
00=forced low; 01 =active low; I O=active high; II =forced high 
bit 1-0 10: T3PIN, T3PVaW3 CMP Output Pin Conditioning, 
00=forced low; 01 =active low; I O=active high; II =forced high 
; Timer 3: Configure to clock the PWM on T3PWM/T3CMP pin. 
; Symmetric PWM, 1.6KHz carrier frequency, duty cycle is modulated by sinewave 
SPLK #pwrrLhalf per, T3PR ; set timer period 
SPLK #4692, T3CNT ; since the carrier 3 produced by Timer 3 is ; Ts/4, ahead of carrier 
4 produced by Timer 4 
SPLK #TICOMPARE, T3CMPR ; Initialize T3CMPR for T3PWM/T3CMP 
SPLK #0000100000000010b, TKON ; (=#1046h) 
bit 15-14 00: stop immediately on emulator suspend 
*bit 13 0: reserved 
* bit 12-110 1: 10 = continous-up count mode; O I =continous-up/down mode 
* bit 10-8 000: 000 = x/I prescaler 
* bit 7 0: reserved in MON 
* bit 6 0: TENABLE, O=disable Timer; 1= enable timer 
* bit 5-4 00: 00 = CPUCLK is clock source 
* bit 3-2 00: 01 ==reload compare reg when counter is 0 or equals period 
register value; 00 = reload compare reg on underflow; 
* bit 1 1: 1= enable timer compare 
* bit 0 0: reserved in TKON 
; Timer 4: Configure to clock the PWM on T4PWM/T4CMP pin. 
; Symmetric PWM, 1.6KHz carrier frequency, duty cycle is modulated by sinewave 
SPLK #pwrik_half per, T4PR ; set timer period 
SPLK #0, T4CNT ; clear timer counter 
SPLK#TICOMPARE, T4CMPR ; Initialize T4CMPR for T4PWM/T4CMP 
SPLK #0000 1000 100000 1 Ob, T4CON; 
* bit 15-14 00: stop immediately on emulator suspend 
*bit 13 0: reserved 
bit 12-110 1: 00=stop/hold; 01 =continous-up/down mode; 
10 = continous-up count mode; 11 =directional-up/down 
bit 10-8 000: 000 = x/I prescaler 
bit 7 1: TSWT I, Start with Timer 3, O=use own TENABLE; I =use Timer 3 TENABLE 
(bit reserved in T3CON) 
bit 6 0: TENABLE, O=disable Timer; I= enable timer 
bit 5-4 00: 00 = CPUCLK is clock source 
bit 3-2 00: 01 =reload compare reg when counter is 0 or equals period 
register value; 00 = reload compare reg on underflow; 
bit 1 1: 1= enable timer compare 
bit 0 0: SELTIPR, Period Register Select, O=use own per. reg. 
I=use Timer 3 per. reg. (bit reserved in T3CON) 
-- ------ - ------- - ----- - ------- - --------- - ------ - ---------------------- - ------ - -- - ------ - -- - ----- 
Generate Sine Wave Modulated PWM 
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;-- -- - ------ - -------------- - ------------------------------------------ - --------------------------------- 
. bss TABLE, I 
. 
bss TOPTABLE, I 
. bss COMPARETIJ 
. bss FREQSTEP, l 
. bss MODREG, I 
. bss SINEVAL, I 
; Keeps address of the pointer in SINE Table 
; Keeps the reset value for the pointer 
;A register to do calculations since the TI CMPR 
; register is double buffered 
; Frequency modulation of the sine wave 
; Rolling Modulo Register 
; Value from look up table 
NORMAL set 4692 ; NORMAAL=TIPERIOD/4=18768/4 
Aext 
LDP #0 ; DP =0 
SPLK #0000hTABLE ; Initialize Pointer to Top 
SPLK #STABLE, TOPTABLE ; Initialize TOPTABLE to address of sine table 
SPLK #2048, FREQSTEP ; Set the step size 
SPLK #0000hMODREG ; Initialize the 16 bit counter register 
-- ---- -- - ---------- - ------ - --------- - -- - ---- - -------- - -- - ------ -- 
Setup the core interrupts 
- ---------------- - -- - -- - -- - -- - -- - ------ 
LDP #0000h 
SPLK #0000h, IMR 
SPLK #11111 lb, EFR 
bit 15 -6 00: Reserved 
" bit 5 1: Int6 write a1 to clear the flag 
" bit 4 1: intS 
" bit 3 1: int4 
" bit 2 1: int3 
" bit 1 1: int2 
" bit 0 1: int I 
SPLK #000 11 Ob, IMR 
* bit 15 -6 00: Reserved 
* bit 5 0: Int6 O=disabled; I =embled 
* bit 4 0: int5 disabled 
* bit 3 0: int4 disabled 
* bit 2 1: int3 enabled 
* bit 1 1: int: 2 enabled 
* bit 0 0: intl disabled 
Setup the event Manager interrupts 
; Clear the IMR register 
; Clear any pending core interrupts 
; Enable desired core interrupt INT2, INT3 
LDP #232 ; DP=232 Data Page for the Event Manager 
SPLK #OFFFFhEVAIFRA ; Clear all EVA group A Interrupt 
SPLK #OFFFFhEVAIFRB ; Clear all EVA group B Interrupt 
SPLK #OFFFFhEVAIFRC ; Clear all EVA group C Interrupt 
SPLK #0000000000000000b, EVAIMRA 
* bit 15- 11 00000: reserved 
* bit 10 0: TI OFINT I =enable; O=disable 
* bit 9 0: TlUFINT 
* bit 8 0: TICNT 
*bit7 0: TI PINT, enable GP timer I peri od interrupt 
* bit 64 000: reserved 
* bit 3 0: CMP31NT 
* bit 2 0: CMP21NT 
* bit 1 0: CMP I RýT 
* bit 0 0: PDPINTA 
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SPLK #0000000000000001b, EVAIMRB ; Enable Timer 2 Period Interrupt 
bit 15-4 000000000000: reserved 
* bit 3 0: T20FINT 
* bit 2 0: T2UFINT 
* bit 1 0: T2CINT 
* bit 0 1: MINT 
SPLK #0000hEVAIMRC ; Clear all EVA groupall. C for disable/enable various 
capture interrupts 
* bit 15-3 0000000000000: reserved 
" bit 2 0: CAP31NT 
" bit 1 0: CAP21NT 
" bit 0 0: CAPIINT 
LDP #234 
SPLK #OFFFFhEVBIFRA ; Clear all EVB group A Interrupt 
SPLK #OFFFFhEVBIFRB ; Clear all EVB group B Interrupt 
SPLK #OFFFFh, EVBIFRC ; Clear all EVB group C Interrupt 
SPLK #0000000010000000b, EVBIMRA ; Enable Timer 3 Period Interrupt 
bit 15-11 00000: reserved 
" bit 10 0: T30FINT I=enable; O=disable 
" bit 9 0: T3UFINT 
" bit 8 0: T3CNT 
bit 7 1: T3PINT 
bit 6-4 000: reserved 
" bit 3 0: CMP61NT 
" bit 2 0: CMP51NT 
" bit 1 0: CMP41NT 
" bit 0 0: PDPINTB 
SPLK #0000000000000000b, EVBIMRB 
bit 15 -4 000000000000: reserved 
" bit 3 0: T40FINT 
" bit 2 0: T4UFINT 
" bit 1 0: WINT 
" bit 0 0: WINT 
SPLK #0000hEVBIMRC ; Clear all EVB groupall. C for disable/enable 
various capture interrupts 
bit 15-3 0000000000000: reserved 
" bit 2 0: CAP61NT 
" bit 1 0: CAP51NT 
" bit 0 0: CAP41NT 
-- ------ - ------------------------------------------------------ - ----------------------------------------- 
Eanble the Tienir 1 and Timer 2 
-- -- - -- - ------ - ------------------------------ - ------ - ---------------------- - ---------------------- -- 
LDP #OOE8h 
SBITI TICON, B6_MSK ; Enable Timer I operation 
--------- - ---------------------------------------------- - ---------- - -------------------------- - --------- 
Enable global interrupts 
-- ------------------------------------------------------ - ---------- - -- - --------------------------------- 
CLRC INTM ; Enable global interrupt (INTM is located in STO BIT 9) 
----------------------------- - ---------------------- --------------------------- - ------------------ - ----- 
Main Loop 
--------- - ------------------------------ - -------------------------- --- ------- --- ------------------- -- 
Loop: NOP 
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B Loop ; Branch to loop 
-- -- - -- - -- - -- - -- - -- - -------------- - ------ - -------------- - -- - -- - -- - ---------- - -- - ---------- -- 
Enable the Timer 3 and Timer 4 ISR after the interrupt of T2PINT(INT3) 
-- -- - -- --- -- - -- --- -------- --- -- - ------ - -- ------- - -- - -- - ------------------------------------- 
STARTTI: LDP #OOEAh 
SBITI T3CON, B6_MSK ; Enable Timer 3 operation 
LDP #232 ; DP=232 Data Page for the Event Manager 
SPLK #OFFFFhEVAIFRB ; Clear all EVA group A Interrupt flag 
SPLK #0000000000000000b, EVAIMRB ; disable Timer 2 Period Interrupt 
bit 15-4 000000000000: reserved 
* bit 3 0: 720FINT 
* bit 2 0: T2UFINT 
* bit 1 0: T2CINT 
* bit 0 0: T2PINT 
CLRC INTM ; Enable core interrupts 
RET ; Return to end of program 
--- -- - ------ - -- - ------------- - ------ - ------ - -- - -------------- - -- - --------- 
Generate PWM Sine Wave ISR 
-- --- --- -------------- - ---------- --- ------- - ------ - ------ - ------ - ------------------------------ -- 
SINE LDP #0 ; DP=O 
LACC MODREG ACC = 16 bit Counter Register 
ADD FREQSTEP ACC = Counter + Step 
SACL MODREG ; Counter assigned new value 
LACC MODREG, 8 ; ACC = Counter shifted to left by 8 
SACH TABLE ; TABLE = upper byte of counter = pointer 
LACC TABLE ACC = TABLE = Pointer 
ADD TOPTABLE Offset Addr from top of table 
TBLR SINEVAL Read sine value and'store to SINEVAL 
; --------- - -- - ----- ----- ---------- - ---------- - -- - -- - -- - -- - ------ - -- --- -- - ------ -- ----- 
-Normalization of the Sine value to prevent the compare value from being negative 
; ----- - -- --- - ---------- - -- - ------ --- ------ - ---- - ------------ - -- - -- - -------------- --I ---- - ----- 
LT SINEVAL TREG = SINEVAL (Q 15) 
MPYWORMAL PREG = TREG * NORMAL (Q30) 
NORMAL = T/2 
PAC ACC = PREG (Q30) 
SACHCOMPARETIJ ; COMPARETI=PREG(QI5) 
LACC COMPARETI ACC = COMPARETI 
ADD WORMAL ; ACC = COMPARETI + NORMAL 
LDP #232 ; DP = 232 
SACLTICMPR TI CMPR = ACC = Normalize Sine value 
SACLT2CMPR T2CMPR = ACC = Normalize Sine value 
LDP #234 ; DP = 234 
SACLT3CMPR T3CMPR = ACC = Normalize Sine value 
SACLT4CMPR T4CMPR = ACC = Normalize Sine value 
; Clear the interrupt flags of 
LDP #234 
LACC EVBIFRA 
SACL EVBIFRA 
CLRCINTM 
RET 
the Event Manager Module 
DP = 234 
; ACC = EVBIFRA 
EVBIFRA = ACC; resets the 
; Enable core interrupts 
; Return to end of program 
----- ------------ --- -- - ----------- ---------- - ------ - ------ - ------ - -- - ------ - ----------------- 
Sine Look-Up Table 
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Number of Entries : 256 
Angle Range : 360 deg 
Number format :Q 15 with range -I<N<+I 
------------------------------------------------------------------------------------------------------- 
; SINVAL; Index Angle Sin(Angle) 
. data STABLE mord 0; 000.0000 
mord 804 ;11.410.0245 
. word 1608 2 2.810.0491 
mord 2410 3 4.22 0.073 6 
mord 3212 4 5.63 0.0980 
mord 4011 5 7.03 0.1224 
. word 4808 6 8.44 0.1467 
mord 5 602 7 9.84 0.17 10 
mord 6393 8 11.25 0.1951 
mord 7179 9 12.66 0.2191 
mord 7962 10 14.06 0.2430 
mord 8739 11 15.47 0.2667 
mord 9512 12 16.88 0.2903 
mord 10278 13 18.28 0.3137 
mord 11039 14 19.69 0.3369 
mord 11793 15 21.09 0.3599 
mord 12539 16 22.50 0.3827 
mord 13279 17 23.910.4052 
mord 14010 18 25.310.4276 
mord 14732 19 26.72 0.4496 
mord 15446 20 28.13 0.4714 
mord 16151 2129.53 0.4929 
mord 16846 22 30.94 0.5141 
mord 17530; 23 32.34 0.5350 
-word 18204 24 33.75 0.5556 
. word 18868 25 35.16 0.5758 
. word 19519; 26 36.56 0.5957 
mord 20159 27 37.97 0.6152 
mord 20787 28 39.38 0.6344 
mord 21403 29 40.78 0.6532 
mord 22005 30 42.19 0.6716 
mord 22594 3143.59 0.6895 
mord 23170 32 45.00 0.7071 
mord 23731 33 46.410.7242 
mord 24279 34 47.810.74 10 
mord 24811 35 49.22 0.7572 
mord 25329 36 50.63 0.7730 
. word 25832 37 52.03 0.7883 
mord 26319 38 53.44 0.8032 
. word 26790 39 54.84 0.8176 
. word 27245 40 56.25 0.8315 
mord 27683 4157.66 0.8449 
mord 28105 42 59.06 0.8577 
mord 285 10 43 60.47 0.8701 
mord 28898 44 61.88 0.8819 
mord 29268 45 63.28 0.8932 
mord 29621 46 64.69 0.9040 
. word 29956 47 66.09 0.9142 
mord 30273 48 67.50 0.9239 
mord 30571 49 68.910.9330 
mord 30852 50 70.310.9415 
mord 31113 5171.72 0.9495 
. word 31356 52 73.13 0.9569 
mord 31580 53 74.53 0.9638 
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. word 31785 54 75.94 0.9700 
. word 31971 55 77.34 0.9757 
mord 32137 56 78.75 0.9808 
. word 32285 57 80.16 0.9853 
. word 32412 58 81.56 0.9892 
. word 32521 59 82.97 0.9925 
mord 32609 60 84.3 8 0.9952 
. word 32678 6185.78 0.9973 
mord 32728 62 87.19 0.9988 
. word 32757 63 88.59 0.9997 
. word 32767 64 90.00 1.0000 
. word 32757 65 91.410.9997 
. word 32728 66 92.810.9988 
. word 32678 67 94.22 0.9973 
. word 32609 68 95.63 0.9952 
. word 32521 69 97.03 0.9925 
. word 32412 70 98.44 0.9892 
. word 32285 7199.84 0.9853 
. word 32137 72 101.25 0.9808 
. word 31971 73 102.66 0.9757 
. word 31785 74 104.06 0.9700 
. word 315 80 75 105.47 0.963 8 
. word 31356 76 106.88 0.9569 
. word 31113 77 108.28 0.9495 
mord 30852 78 109.69 0.9415 
. word 30571 79 111.09 0.9330 
. word 30273 80 112.50 0.9239 
mord 29956 81 113.910.9142 
. word 29621 82 115.310.9040 
. word 29268 83 116.72 0.8932 
. word 28898 84 118.13 0.8819 
. word 285 10 85 119.53 0.8701 
. word 28105 86 120.94 0.8577 
mord 27683 87 122.34 0.8449 
. word 27245 88 123.75 0.8315 
. word 26790 89 125.16 0.8176 
. word 26319 90 126.56 0.8032 
. word 25832 91 127.97 0.7883 
. word 25329 92 129.38 0.7730 
. word 24811 93 130.78 0.7572 
. word 24279 94 132.19 0.7410 
mord 23731 95 133.59 0.7242 
mord 23170 96 135.00 0.7071 
mord 22594 97 136.410.6895 
. word 22005 98 137.810.6716 
. word 21403 99 139.22 0.6532 
mord 20787 100 140.63 0.6344 
. word 20159 101 142.03 0.6152 
. word 19519 102 143.44 0.5957 
mord 18868 103 144.84 0.5758 
. word 18204 104 146.25 0.5556 
. word 17530 105 147.66 0.5350 
mord 16846 106 149.06 0.5141 
mord 16151 107 150.47 0.4929 
. word 15446; 108 151.88 0.4714 
. word 14732 ; 109 153.28 0.4496 
mord 14010; 110 154.69 0.4276 
. word 13279 111 156.09 0.4052 
. word 12539 112 157.50 0.3827 
. word 11793 113 158.910.3599 
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mord 11039; 114 160.310.3369 
mord 10278 ; 115 161.72 0.3137 
mord 9512 116 163.13 0.2903 
mord 8739 117 164.53 0.2667 
mord 7962 118 165.94 0.2430 
mord 7179 119 167.34 0.2191 
. word 6393 120 168.75 0.1951 
. word 5 602 121 170.16 0.1710 
mord 4808 122 171.56 0.1467 
mord 4011 123 172.97 0.1224 
mord 3212 124 174.38 0.0980 
mord 24 10 125 175.78 0.073 6 
mord 1608 126 177.19 0.0491 
mord 804 ; 127 178.59 0.0245 
mord 0; 128 180.00 0.0000 
mord 64731 129 181.41 -0.0245 
mord 63927 130 182.81 -0.0491 
mord 63125 131 184.22 -0.0736 
mord 62323 132 185.63 -0.0980 
mord 61524 133 187.03 -0.1224 
mord 60727 134 188.44 -0.1467 
mord 59933 135 189.84 -0.1710 
mord 59142; 136 191.25 -0.1951 
mord 58356 137 192.66 -0.2191 
mord 57573 138 194.06 -0.2430 
mord 5 6796 139 195.47 -0.2667 
mord 56023 140 196.88 -0.2903 
mord 55257 141 198.28 -0.3137 
. word 54496 142 199.69 -0.33 69 
mord 53742 143 201.09 -0.3599 
mord 52996 144 202.50 -0.3827 
mord 52256 145 203.91 -0.4052 
mord 51525 146 205.31 -0.4276 
mord 50803 147 206.72 -0.4496 
mord 5 0089 148 208.13 -0.4714 
mord 49384 149 209.53 -0.4929 
mord 48689 150 210.94 -0.5141 
mord 48005 151212.34 -0.5350 
mord 47331 152 213.75 -0.5556 
mord 46667 153 215.16 -0.5758 
mord 46016 154 216.5 6 -0.5957 
. word 45376 155 217.97 -0.6152 
mord 44748 156 219.38 -0.6344 
mord 44132 157 220.78 -0.6532 
mord 43530 158 222.19 -0.6716 
mord 42941 159 223.59 -0.6895 
mord 42365 160 225.00 -0.7071 
mord 41804 161226.41 -0.7242 
. word 41256 162 227.81 -0.74 10 
mord 40724 163 229.22 -0.7572 
mord 40206 164 230.63 -0.7730 
mord 39703 165 232.03 -0.7883 
. word 39216 166 233.44 -0.8032 
. word 38745 167 234.84 -0.8176 
mord 38290 168 236.25 -0.8315 
mord 37852 169 237.66 -0.8449 
mord 37430 170 239.06 -0.8577 
mord 37025 171240.47 -0.8701 
. word 36637 172 241.88 -0.8819 
mord 36267 173 243.28 -0.8932 
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. word 35914 174 244.69 -0.9040 
. word 35579 175 246-09 -0.9142 
. word 35262 176 247.50 -0.9239 
mord 34964 177 248-91 -0-9330 
mord 34683 178 250.31 -0.9415 
. word 34422 179 251.72 -0.9495 
mord 34179 180 253.13 -0.9569 
mord 33955 181254.53 -0.9638 
. word 33750 182 255.94 -0.9700 
. word 33564 183 257.34 -0-9757 
. word 33398 184 258.75 -0.9808 
mord 33250 185 260.16 -0.9853 
mord 33123 186 261.56 -0.9892 
. word 33014 187 262.97 -0.9925 
. word 32926 188 264.38 -0.9952 
mord 32857 189 265.78 -0.9973 
. word 32807 190 267-19 -0.9988 
mord 32778 191268-59 -0.9997 
mord 32768 192 270.00 -1 . 0000 
. word 32778 193 271.41 -0.9997 
. word 32807 194 272.81 -0.9988 
mord 32857 195 274-22 -0.9973 
mord 32926 196 275.63 -0.9952 
. word 33014 197 277.03 -0.9925 
. word 33123 198 278.44 -0.9892 
. word 33250 199 279-84 -0.9853 
. word 33398 200 281.25 -0.9808 
mord 33564 201282.66 -0-9757 
mord 33750 202 284.06 -0.9700 
mord 33955 203 285.47 -0.9638 
. word 34179 204 286.88 -0.9569 
. word 34422 205 288.28 -0.9495 
. word 34683 206 289.69 -0.9415 
mord 34964 207 291.09 -0-9330 
. word 35262 208 292.50 -0.9239 
mord 3 5579 209 293.91 -0.9142 
mord 35914 210 295.31 -0.9040 
mord 36267 211296.72 -0.8932 
. word 36637 212 298.13 -0.8819 
mord 37025 213 299.53 -0.8701 
. word 37430 214 
300.94 -0.8577 
. word 37852 215 302.34 -0.8449 
mord 3 8290 216 303.75 -0.8315 
mord 38745 217 305.16 -0.8176 
mord 39216; 218 306.56 -0.8032 
. word 39703 219 307.97 -0.7883 
. word 40206 220 309.38 -0.7730 
. word 40724 221310.78 -0.7572 
. word 41256 222 312.19 -0-74 
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mord 41804 223 313-59 -0.7242 
. word 42365 
224 315-00 -0.7071 
. word 42941 225 
316.41 -0.6895 
mord 43530 226 317.81 -0.6716 
. word 44132 227 319.22 -0.6532 
mord 44748 228 320.63 -0.6344 
. word 45376 229 322.03 -0.6152 
mord 46016 230 323-44 -0.5957 
. word 46667 231324.84 -0.5758 
. word 47331 232 326.25 -0.5556 
mord 48005 233 327.66 -0.5350 
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. word 48689 234 329.06 -0.5141 
. word 49384 235 330.47 -0.4929 
. word 50089 236 331.88 -0.4714 
mord 50803 237 333.28 -0.4496 
. word 51525 238 334.69 -0.4276 
mord 52256 239 336.09 -0.4052 
. word 52996 240 337.50 -0.3827 
mord 53742 241338.91 -0.3599 
. word 54496 242 340.31 -0.3369 
. word 55257 243 341.72 -0.3137 
. word 56023 244 343.13 -0.2903 
. word 5 6796 245 344.53 -0.2667 
. word 57573 246 345.94 -0.2430 
. word 58356; 247 347.34 -0.2191 
. word 59142 248 348.75 -0.1951 
mord 59933 249 350.16 -0.1710 
. word 60727 250 351.56 -0.1467 
mord 61524 251352.97 -0.1224 
. word 62323 252 354.38 -0.0980 
. word 63125 253 355.78 -0.0736 
. word 63927 254 357.19 -0.0491 
. word 64731 255 358.59 -0.0245 
. word 65535 256 360.00 0.0000 
---------------------------------------------------------------------------------------------------------- 
ISR- PHANTOM 
Description: Dummy ISR, used to trap spurious interrupts. 
-- -- - ---------------------------------- - ---------------------------------------------- - -- - ------------- 
PHANTOM KICK 
- 
DOG ; Resets WD counter 
B PHANTOM 
. 
SGOW 
UNIVERSITY 
LIBRARY 200 
